參數資料
型號: AD9778BSVZRL
廠商: Analog Devices Inc
文件頁數: 20/56頁
文件大?。?/td> 0K
描述: IC DAC 14BIT DUAL 1GSPS 100TQFP
產品培訓模塊: DAC Architectures
標準包裝: 1,000
位數: 14
數據接口: 并聯
轉換器數目: 2
電壓電源: 模擬和數字
功率耗散(最大): 300mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應商設備封裝: 100-TQFP-EP(14x14)
包裝: 帶卷 (TR)
輸出數目和類型: 4 電流,單極;4 電流,雙極
采樣率(每秒): 1G
AD9776/AD9778/AD9779
Rev. A | Page 27 of 56
SPI REGISTER MAP
Table 11.
Register
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Def.
Comm
0x00
00
SDIO
Bidirectional
LSB/MSB First
Software
Reset
Power-
Down
Mode
Auto
Power-
Down
Enable
PLL Lock
Indicator
(Read
Only)
0x00
0x01
01
Filter Interpolation Factor<1:0>
Filter Modulation Mode<3:0>
Zero
Stuffing
Enable
0x00
Digital
Control
0x02
02
Data Format
Dual/Interleaved
Data Bus Mode
Real Mode
Data
Clock
Delay
Enable
Inverse
Sinc
Enable
DATACLK
Invert
TxEnable
Invert
Q First
0x00
Sync
Control
0x03
03
Data Clock Delay Mode<1:0>
Data Clock Divide
Ratio<1:0>
Reserved
0x00
0x04
04
Data Clock Delay<3:0>
Output Sync Pulse Divide<2:0>
Sync Out
Delay<4>
0x00
0x05
05
Sync Out Delay<3:0>
Input Sync Pulse Frequency Ratio<2:0>
Sync Input
Delay<4>
0x00
0x06
06
Sync Input Delay<3:0>
Input Sync Pulse Timing Error Tolerance<3:0>
0x00
0x07
07
Sync
Receiver
Enable
Sync Driver
Enable
Sync
Triggering
Edge
DAC Clock Offset<4:0>
0x00
PLL
Control
0x08
08
PLL Band Select<5:0>
PLL VCO AGC
Gain<1:0>
0xCF
0x09
09
PLL Enable
PLL VCO Divider Ratio<1:0>
PLL Loop
Divide
Ratio<1:0>
PLL Bias Setting<2:0>
0x37
Misc
Control
0x0A
10
PLL Control Voltage Range<2:0> (Read Only)
PLL Loop Bandwidth Adjustment<4:0>
0x38
0x0B
11
I DAC Gain Adjustment<7:0>
0xF9
I DAC
Control
Register
0x0C
12
I DAC Sleep
I DAC Power
Down
I DAC Gain
Adjustment<9:8>
0x01
0x0D
13
Auxiliary DAC1 Data<7:0>
0x00
Aux DAC1
Control
Register
0x0E
14
Auxiliary
DAC1 Sign
Auxiliary DAC1
Current Direction
Auxiliary
DAC1
Power-
Down
Auxiliary DAC1
Data<9:8>
0x00
0x0F
15
Q DAC Gain Adjustment<7:0>
0xF9
Q DAC
Control
Register
0x10
16
Q DAC Sleep
Q DAC Power-
Down
Q DAC Gain
Adjustment<9:8>
0x01
0x11
17
Auxiliary DAC2 Data<7:0>
0x00
0x12
18
Auxiliary
DAC2 Sign
Auxiliary DAC2
Current Direction
Auxiliary
DAC2
Power-
Down
Auxiliary DAC2
Data<9:8>
0x00
Aux DAC2
Control
Register
0x13
to
0x18
19 to 24
Reserved
0x19
25
Sync Delay IRQ
Sync
Delay
IRQ
Enable
Internal
Sync
Loopback
0x00
Interrupt
Register
0x1A
to
0x1F
26 to 31
Reserved
相關PDF資料
PDF描述
VE-2N2-IV CONVERTER MOD DC/DC 15V 150W
VE-2N0-IV CONVERTER MOD DC/DC 5V 150W
VE-B34-MU CONVERTER MOD DC/DC 48V 200W
VI-23R-IV CONVERTER MOD DC/DC 7.5V 150W
VI-23P-IV CONVERTER MOD DC/DC 13.8V 150W
相關代理商/技術參數
參數描述
AD9778BSVZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9778-EB 制造商:Analog Devices 功能描述:EVAL BOARD 14-BIT DUAL INTERPOLATION DAC - Bulk
AD9778-EBZ 制造商:Analog Devices 功能描述:
AD9779 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator
AD9779A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 12-/14-/16-Bit,1 GSPS Digital-to-Analog Converters