參數(shù)資料
型號(hào): AD9775BSV
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
中文描述: PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 14-BIT DAC, PQFP80
封裝: PLASTIC, MO-026-ADD-HD, TQFP-80
文件頁(yè)數(shù): 15/48頁(yè)
文件大?。?/td> 6054K
代理商: AD9775BSV
REV. 0
AD9775
–15–
Address 03h
Bits 1, 0
Setting this divide ratio to a higher number allows
the VCO in the PLL to run at a high rate (for best
performance) while the DAC input and output clocks
run substantially slower. The divider ratio is set
according to the following table:
00
1
01
2
10
4
11
8
Address 04h
Bit 7
Logic “0” (default) disables the internal PLL. Logic
“1” enables the PLL.
Bit 6
Logic “0” (default) sets the charge pump control to
automatic. In this mode, the charge pump bias
current is controlled by the divider ratio defined in
Address 03h, Bits 1 and 0. Logic “1” allows the
user to manually define the charge pump bias cur-
rent using Address 04h, Bits 2, 1, and 0. Adjusting
the charge pump bias current allows the user to
optimize the noise/settling performance of the PLL.
Bits 0, 1, 2 With the charge pump control set to manual, these
bits define the charge pump bias current according
to the following table:
000
50
μ
A
001
100
μ
A
010
200
μ
A
011
400
μ
A
100
800
μ
A
Address 05h, 09h
Bits 7–0
These bits represent an 8-bit binary number (Bit 7
MSB) that defines the fine gain adjustment of the I
(05h) and Q (09h) DAC, according to the equation
given below.
Address 06h, 0Ah
Bits 3–0
These bits represent a 4-bit binary number (Bit 3 MSB)
that defines the coarse gain adjustment of the I (06h)
and Q (0Ah) DACs according to the equation below.
Address 07h, 0Bh
Bits 7–0
Address 08h, 0Ch
Bit 1, 0
The 10 bits from these two address pairs (07h, 08h
and 0Bh, 0Ch) represent a 10-bit binary number
that defines the offset adjustment of the I and Q
DACs according to the equation below (07h, 0Bh–Bit
7 MSB/08h, 0Ch–Bit 0 LSB)
Address 08h, 0Ch
Bit 7
This bit determines the direction of the offset of the
I (08h) and Q (0Ch) DACs. A Logic “0” will apply
a positive offset current to I
OUTA
, while a Logic “1”
will apply a positive offset current to I
OUTB
. The
magnitude of the offset current is defined by the
bits in Addresses 07h, 0Bh, 08h, and 0Ch accord-
ing to the formulas given below.
I
I
8
COARSE
I
FINE
256
DATA
2
I
I
8
COARSE
I
FINE
256
OUTA
REF
REF
OUTB
REF
REF
=
×
+
×
=
×
+
×
6
1
16
3
32
1024
24
6
1
16
3
32
14
=
×
1024
24
2
1
2
4
1024
14
14
DATA
I
I
OFFSET
OFFSET
REF
(1)
Equation 1 shows
I
OUTA
and
I
OUTB
as a function of fine gain, coarse gain, and offset adjustment when using the 2R mode. In the 1R
mode, the current I
REF
is created by a single FSADJ resistor (Pin 60). This current is divided equally into each channel so that a
scaling factor of one-half must be added to these equations for full-scale currents for both DACs and the offset.
相關(guān)PDF資料
PDF描述
AD9775EB 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9777 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9777BSV 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9777EB 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD977 16-Bit, 100 kSPS BiCMOS A/D Converter(100kSPS 16位A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9775BSVRL 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 14-bit 80-Pin TQFP EP T/R
AD9775BSVZ 功能描述:IC DAC 14BIT DUAL 160MSPS 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD9775BSVZRL 功能描述:IC DAC 14BIT DUAL 160MSPS 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD9775EB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9775-EB 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk