- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9775 (Analog Devices, Inc.) 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter PDF資料下載
參數(shù)資料
| 型號： | AD9775 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
| 中文描述： | 14位，160 MSPS的2X/4X/8X TxDAC系列插雙D / A轉(zhuǎn)換 |
| 文件頁數(shù)： | 24/48頁 |
| 文件大小： | 6054K |
| 代理商： | AD9775 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
REV. 0
AD9775
–24–
IQ PAIRING
(Control Register 02h, Bit 0)
In one port mode, the interleaved data is latched into the
AD9775 internal I and Q channels in pairs. The order of how
the pairs are latched internally is defined by this control register.
The following is an example of the effect this has on incoming
interleaved data.
Given the following interleaved data stream, where the data
indicates the value with respect to full scale:
I
Q
I
Q
I
Q
0.5
0.5
1
1
0.5
0.5
With the control register set to “0” (I first), the data will appear
at the internal channel inputs in the following order in time:
I Channel
0.5
1
Q Channel
0.5
1
With the control register set to “1” (Q first), the data will appear at
the internal channel inputs in the following order in time:
I Channel
0.5
1
Q Channel
y
0.5
The values x and y represent the next I value and the previous
Q value in the series.
I
0
Q
0
I
0.5
Q
0.5
0.5
0.5
0
0
0.5
0.5
0.5
1
0
0.5
0.5
0
x
0.5
PLL DISABLED, TWO PORT MODE
With the PLL disabled, a clock at the DAC output rate must be
applied to CLKIN. Internal clock dividers in the AD9775 syn-
thesize the DATACLK signal at Pin 8, which runs at the input
data rate and can be used to synchronize the input data. Data is
latched into input Ports 1 and 2 of the AD9775 on the rising edge
of DATACLK. DATACLK speed is defined as the speed of
CLKIN divided by the interpolation rate. With zero stuffing
enabled, this division increases by a factor of 2. Figure 21
illustrates the delay between the rising edge of CLKIN and the
rising edge of DATACLK, as well as t
S
and
t
H
in this mode.
The programmable modes DATACLK inversion and DATACLK
driver strength described in the previous section (PLL
Enabled, Two Port Mode) have identical functionality with
the PLL disabled.
As described earlier in the PLL-Enabled Mode section, t
OD
can
vary depending on CLKIN frequency and interpolation rate.
However, with the PLL disabled, the input data latches are
closely synchronized to DATACLK so that it is recommended
in this mode that the input data be timed from DATACLK, not CLKIN.
CLKIN
DATACLK
DATA AT PORTS
1 AND 2
t
OD
t
H
t
S
t
S
= 5.0ns
t
= –3.2ns
(TYP SPECS)
Figure 21. Timing Requirements in Two Port
Input Mode with PLL Disabled
PLL DISABLED, ONE PORT MODE
In one port mode, data is received into the AD9775 as an inter-
leaved stream on Port 1. A clock signal (ONEPORT CLK),
running at the interleaved data rate which is 2
×
the input data
rate of the internal I and Q channels is available for data syn-
chronization at Pin 32.
With PLL disabled, a clock at the DAC output rate must be applied
to CLKIN. Internal dividers synthesize the ONEPORTCLK
signal at Pin 32. The selection of the data for the I or Q channel
is determined by the state of the logic level applied to Pin 31
(IQSEL when the AD9775 is in one port mode) on the rising
edge of ONEPORTCLK. IQSEL = 1 under these conditions
will latch the data into the I channel on the clock rising edge,
while IQSEL = 0 will latch the data into the Q channel. It is
possible to invert the I and Q selection by setting control
Register 02h, Bit 1 to the invert state (Logic “1”). Figure 22
illustrates the timing requirements for the data inputs as well as
the IQSEL input. Note that the 1 interpolation rate is not
available in the one port mode.
One port mode is very useful when interfacing with devices
such as Analog Devices’ AD6622 or AD6623 transmit signal
processors, in which two digital data channels have been inter-
leaved (multiplexed).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9775BSV | 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
| AD9775EB | 14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
| AD9777 | 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
| AD9777BSV | 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
| AD9777EB | 16-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9775BSV | 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 14-bit 80-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:14BIT 160 MSPS DUAL TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
| AD9775BSVRL | 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 14-bit 80-Pin TQFP EP T/R |
| AD9775BSVZ | 功能描述:IC DAC 14BIT DUAL 160MSPS 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD9775BSVZRL | 功能描述:IC DAC 14BIT DUAL 160MSPS 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9775EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。