- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373966 > AD9740 (Analog Devices, Inc.) 10-Bit, 165 MSPS TxDAC D/A Converter PDF資料下載
參數(shù)資料
| 型號： | AD9740 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit, 165 MSPS TxDAC D/A Converter |
| 中文描述： | 10位，165 MSPS的TxDAC系列D / A轉(zhuǎn)換 |
| 文件頁數(shù)： | 13/20頁 |
| 文件大?。?/td> | 743K |
| 代理商： | AD9740 |
REV. 0
AD9740
–13–
AD9740 while meeting other system level objectives (i.e., cost,
power) should be selected. The op amp’s differential gain, its gain
setting resistor values, and full-scale output swing capabilities
should all be considered when optimizing this circuit.
The differential circuit shown in Figure 12 provides the necessary
level shifting required in a single-supply system. In this case,
AVDD, which is the positive analog supply for both the AD9740
and the op amp, is also used to level shift the differential output
of the AD9740 to midsupply (i.e., AVDD/2). The AD8041 is a
suitable op amp for this application.
AD9740
IOUTA
IOUTB
C
OPT
500
225
225
1k
25
25
AD8041
1k
AVDD
Figure 12. Single-Supply DC Differential Coupled Circuit
SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT
Figure 13 shows the AD9740 configured to provide a unipolar
output range of approximately 0 V to 0.5 V for a doubly termi-
nated 50
cable, since the nominal full-scale current, I
OUTFS
,
of 20 mA flows through the equivalent R
LOAD
of 25
. In this
case, R
LOAD
represents the equivalent load resistance seen by
IOUTA or IOUTB. The unused output (IOUTA or IOUTB)
can be connected to ACOM directly or via a matching R
LOAD
.
Different values of I
OUTFS
and R
LOAD
can be selected as long as
the positive compliance range is adhered to. One additional
consideration in this mode is the integral nonlinearity (INL) as
discussed in the Analog Output section of this data sheet. For
optimum INL performance, the single-ended, buffered voltage
output configuration is suggested.
AD9740
IOUTA
IOUTB
50
25
50
V
OUTA
= 0V TO 0.5V
I
OUTFS
= 20mA
Figure 13. 0 V to 0.5 V Unbuffered Voltage Output
SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT
CONFIGURATION
Figure 14 shows a buffered single-ended output configuration in
which the op amp U1 performs an I-V conversion on the AD9740
output current. U1 maintains IOUTA (or IOUTB) at a virtual
ground, minimizing the nonlinear output impedance effect on the
DAC’s INL performance as discussed in the Analog Output
section. Although this single-ended configuration typically
provides the best dc linearity performance, its ac distortion
performance at higher DAC update rates may be limited by
U1’s slew rate capabilities. U1 provides a negative unipolar output
voltage and its full-scale output voltage is simply the product of R
FB
and I
OUTFS
. The full-scale output should be set within U1’s
voltage output swing capabilities by scaling I
OUTFS
and/or R
FB
.
An improvement in ac distortion performance may result with a
reduced I
OUTFS
since U1 will be required to sink less signal current.
AD9740
IOUTA
IOUTB
C
OPT
200
U1
V
OUT
= I
OUTFS
R
FB
I
OUTFS
= 10mA
R
FB
200
Figure 14. Unipolar Buffered Voltage Output
POWER AND GROUNDING CONSIDERATIONS,
POWER SUPPLY REJECTION
Many applications seek high speed and high performance under
less than ideal operating conditions. In these application circuits,
the implementation and construction of the printed circuit board
is as important as the circuit design. Proper RF techniques must
be used for device selection, placement, and routing as well as power
supply bypassing and grounding to ensure optimum performance.
Figures 19 to 22 illustrate the recommended printed circuit board
ground, power, and signal plane layouts that are implemented on
the AD9740 evaluation board.
One factor that can measurably affect system performance is the
ability of the DAC output to reject dc variations or ac noise
superimposed on the analog or digital dc power distribution.
This is referred to as the power supply rejection ratio. For dc
variations of the power supply, the resulting performance of the
DAC directly corresponds to a gain error associated with the
DAC’s full-scale current, I
OUTFS
. AC noise on the dc supplies is
common in applications where the power distribution is gener-
ated by a switching power supply. Typically, switching power
supply noise will occur over the spectrum from tens of kHz to
several MHz. The PSRR vs frequency of the AD9740 AVDD
supply over this frequency range is shown in Figure 15.
FREQUENCY – MHz
85
40
12
6
0
P
80
75
70
65
60
55
50
2
4
8
10
45
Figure 15. Power Supply Rejection Ratio
Note that the units in Figure 15 are given in units of (amps out/
volts in). Noise on the analog power supply has the effect of
modulating the internal switches, and therefore the output current.
The voltage noise on AVDD, therefore, will be added in a
nonlinear manner to the desired IOUT. Due to the relative differ-
ent size of these switches, PSRR is very code dependent. This
can produce a mixing effect that can modulate low-frequency
power supply noise to higher frequencies. Worst-case PSRR for
either one of the differential DAC outputs will occur when the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9740-EB | 10-Bit, 165 MSPS TxDAC D/A Converter |
| AD9740AR | 10-Bit, 165 MSPS TxDAC D/A Converter |
| AD9740ARU | 10-Bit, 165 MSPS TxDAC D/A Converter |
| AD9742 | 12-Bit, 165 MSPS TxDAC D/A Converter |
| AD9742-EB | 12-Bit, 165 MSPS TxDAC D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9740ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 165 MSPS TXDAC D/A CONVERTER - Bulk |
| AD9740ACP-PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 10Bit, 165MSPS TxDAC D/A Converters 制造商:Analog Devices 功能描述:DEV TOOLS, 10BIT, 165MSPS TXDAC D/A CNVRTRS - Bulk |
| AD9740ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9740ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9740ACPRL7 | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 32-Pin LFCSP EP T/R |
| AD9740ACPZ | 功能描述:IC DAC 10BIT 210MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。