- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9641BCPZ-80 (Analog Devices Inc)IC ADC 14BIT SRL 80MSPS 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9641BCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 80MSPS 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
AD9641
Rev. B | Page 23 of 36
Initial Frame Synchronization
The serial interface must synchronize to the frame boundaries
before data can be properly decoded. The JESD204A standard
has a synchronization routine to identify the frame boundary.
When the DSYNC pin is taken low for at least two clock cycles,
the AD9641 enters the code group synchronization mode. The
AD9641 transmits the K28.5 comma symbol until the receiver
achieves synchronization. The receiver should then deassert the
sync signal (take DSYNC high), and the AD9641 begins the initial
lane alignment sequence (when enabled through Address 0x60,
Bits[3:2]) and, subsequently, begins transmitting sample data. The
first non-K28.5 symbol corresponds to the first octet in a frame.
The DSYNC input can be driven either from a differential LVDS
source or by using a single-ended CMOS driver circuit. The
DSYNC input default to LVDS mode but can be set to CMOS
mode by setting Bit 4 in Address 0x61. If it is driven differen-
tially from an LVDS source, an external 100 Ω termination
resistor should be provided. If the DSYNC input is driven single
endedly, the CMOS signal should be connected to the DSYNC+
signal, and the DSYNC signal should be left disconnected.
Frame and Lane Alignment Monitoring and Correction
Frame alignment monitoring and correction is part of the
JESD204A specification. The 14-bit word requires two octets to
transmit all the data. The two octets (MSB and LSB), where
F = 2, make up a frame. During normal operating conditions,
frame alignment is monitored via alignment characters, which
are inserted under certain conditions at the end of a frame.
Table 11 summarizes the conditions for character insertion,
along with the expected characters under the various operation
modes. If lane synchronization is enabled, the replacement
character value depends on whether the octet is at the end of
a frame or at the end of a multiframe.
Based on the operating mode, the receiver can ensure that it is
still synchronized to the frame boundary by correctly receiving
the replace characters.
Digital Outputs and Timing
The AD9641 has differential digital outputs that power up
by default. The driver current is derived on-chip and sets the
output current at each output equal to a nominal 4 mA. Each
output presents a 100 Ω dynamic internal termination to reduce
unwanted reflections.
A 100 Ω differential termination resistor should be placed at each
receiver input to result in a nominal 400 mV peak-to-peak swing at
the receiver (see Figure 65). Alternatively, single-ended 50 Ω
termination can be used. When single-ended termination is
used, the termination voltage should be DRVDD/2; otherwise,
ac coupling capacitors can be used to terminate to any single-
ended voltage.
The AD9641 digital outputs can interface with custom ASICs and
FPGA receivers, providing superior switching performance in
noisy environments. Single point-to-point network topologies are
recommended with a single differential 100 Ω termination resistor
placed as close as possible to the receiver logic. The common
mode of the digital output automatically biases itself to half the
supply of the receiver (that is, the common-mode voltage is 0.9 V
for a receiver supply of 1.8 V) if dc-coupled connecting is used
(see Figure 66).
100
DIFFERENTIAL
TRACE PAIR
DOUT + x
DRVDD
DOUT – x
VCM = DRVDD/2
OUTPUT SWING = 400mV p-p
RECEIVER
09
21
0-
0
47
Figure 65. AC-Coupled Digital Output Termination Example
100
OR
100
DIFFERENTIAL
TRACE PAIR
DOUT+x
DRVDD
VRXCM
DOUT–x
VCM = Rx VCM
OUTPUT SWING = 400mV p-p
0.1F
RECEIVER
0921
0-
048
Figure 66. DC-Coupled Digital Output Termination Example
For receiver logic that is not within the bounds of the DRVDD
supply, an ac-coupled connection should be used. Place a 0.1 μF
capacitor on each output pin and derive a 100 Ω differential
termination close to the receiver side.
If there is no far-end receiver termination or if there is poor
differential trace routing, timing errors may result. To avoid
such timing errors, it is recommended that the trace length be
less than 8 inches and that the differential output traces be close
together and at equal lengths.
Table 11. AD9641 JESD204A Frame Alignment Monitoring and Correction Replacement Characters
Scrambling
Lane
Synchronization
Character to Be Replaced
Last Octet in Multiframe
Replacement
Character
Off
On
Last octet in frame repeated from previous frame
No
K28.7 (0xFC)
Off
On
Last octet in frame repeated from previous frame
Yes
K28.3 (0x7C)
Off
Last octet in frame repeated from previous frame
Not applicable
K28.7 (0xFC)
On
Last octet in frame equals D28.7 (0xFC)
No
K28.7 (0xFC)
On
Last octet in frame equals D28.3 (0x7C)
Yes
K28.3 (0x7C)
On
Off
Last octet in frame equals D28.7 (0x7C)
Not applicable
K28.7 (0xFC)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9644BCPZ-80 | IC ADC 14BIT 80MSPS 3V 48LFCSP |
| AD9648BCPZRL7-125 | IC ADC 14BIT 125MSPS 64LFCSP |
| AD9649BCPZRL7-80 | IC ADC 14BIT 80MSPS 32LFCSP |
| AD9653BCPZRL7-125 | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9641BCPZRL7-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZRL7-80 | 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1,500 |
| AD9642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC) |
| AD9642-170EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14 Bit 170 Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9642-210EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14 Bit 210 Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。