參數(shù)資料
型號(hào)： AD9524BCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 20/56頁(yè)
文件大小： 0K
描述： IC INTEGER-N CLCK GEN 48LFCSP
標(biāo)準(zhǔn)包裝： 1
類型： 時(shí)鐘/頻率發(fā)生器，扇出緩沖器（分配）
PLL： 是
主要目的： 以太網(wǎng)，光纖通道，SONET/SDH
輸入： CMOS
輸出： HSTL，LVCMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:6
差分 - 輸入:輸出： 是/是
頻率 - 最大： 1GHz
電源電壓： 1.71 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤
相關(guān)產(chǎn)品： AD9524BCPZ-REEL7DKR-ND - IC INTEGER-N CLCK GEN 48LFCSP
AD9524BCPZ-REEL7CT-ND - IC INTEGER-N CLCK GEN 48LFCSP
AD9524/PCBZ-ND - BOARD EVAL FOR AD9524
AD9524BCPZ-REEL7TR-ND - IC INTEGER-N CLCK GEN 48LFCSP
Data Sheet
AD9524
Rev. E | Page 27 of 56
SERIAL CONTROL PORT
The AD9524 serial control port is a flexible, synchronous serial
communications port that allows an easy interface with many
industry-standard microcontrollers and microprocessors. The
AD9524 serial control port is compatible with most synchronous
transfer formats, including Philips I2C, Motorola SPI, and
Intel SSR protocols. The AD9524 I2C implementation deviates
from the classic I2C specification in two specifications, and
these deviations are documented in Table 16 of this data sheet.
The serial control port allows read/write access to all registers
that configure the AD9524.
SPI/IC PORT SELECTION
The AD9524 has two serial interfaces, SPI and I2C. Users can select
either the SPI or I2C, depending on the states (logic high, logic low)
of the two logic level input pins, SP1 and SP0, when power is
applied or after a RESET (each pin has an internal 40 kΩ pull-
down resistor). When both SP1 and SP0 are low, the SPI interface
is active. Otherwise, I2C is active with three different I2C slave
address settings (seven bits wide), as shown in Table 22. The
five MSBs of the slave address are hardware coded as 11000, and
the two LSBs are determined by the logic levels of the SP1 and
SP0 pins.
Table 22. Serial Port Mode Selection
SP1
SP0
Address
Low
SPI
Low
High
I2C: 1100000
High
Low
I2C: 1100001
High
I2C: 1100010
IC SERIAL PORT OPERATION
The AD9524 I2C port is based on the I2C fast mode standard.
The AD9524 supports both I2C protocols: standard mode
(100 kHz) and fast mode (400 kHz).
The AD9524 I2C port has a 2-wire interface consisting of a serial
data line (SDA) and a serial clock line (SCL). In an I2C bus system,
the AD9524 is connected to the serial bus (data bus SDA and clock
bus SCL) as a slave device, meaning that no clock is generated by
the AD9524. The AD9524 uses direct 16-bit (two bytes) memory
addressing instead of traditional 8-bit (one byte) memory
addressing.
I2C Bus Characteristics
Table 23. I2C Bus Definitions
Abbreviation
Definition
S
Start
Sr
Repeated start
P
Stop
A
Acknowledge
A
No acknowledge
W
Write
R
Read
One pulse on the SCL clock line is generated for each data bit
that is transferred.
The data on the SDA line must not change during the high period
of the clock. The state of the data line can change only when the
clock on the SCL line is low.
SDA
SCL
DATA LINE
STABLE;
DATA VALID
CHANGE
OF DATA
ALLOWED
0
9081
-160
Figure 30. Valid Bit Transfer
A start condition is a transition from high to low on the SDA
line while SCL is high. The start condition is always generated
by the master to initialize the data transfer.
A stop condition is a transition from low to high on the SDA
line while SCL is high. The stop condition is always generated
by the master to end the data transfer.
START
CONDITION
S
STOP
CONDITION
P
SDA
SCL
09081-
161
Figure 31. Start and Stop Conditions
A byte on the SDA line is always eight bits long. An acknowledge
bit must follow every byte. Bytes are sent MSB first.
相關(guān)PDF資料
PDF描述
AD9540BCPZ-REEL7 IC CLOCK GEN/SYNTHESIZER 48LFCSP
AD9547BCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 64LFCSP
AD9548BCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 88LFCSP
AD9549ABCPZ-REEL7 IC CLOCK GEN/SYNCHRONIZR 64LFCSP
AD9550BCPZ-REEL7 IC INTEGER-N TRANSLATOR 32-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9524BCPZ-REEL7 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9525 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs
AD9525/PCBZ 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9525/PCBZ-VCO 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9525BCPZ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*