參數(shù)資料
型號: AD9281ARSRL
廠商: Analog Devices Inc
文件頁數(shù): 14/15頁
文件大?。?/td> 0K
描述: IC ADC 8BIT DUAL CMOS 28-SSOP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 8
采樣率(每秒): 28M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 260mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
AD9281
–8–
THEORY OF OPERATION
The AD9281 integrates two A/D converters, two analog input
buffers, an internal reference and reference buffer, and an out-
put multiplexer. For clarity, this data sheet refers to the two
converters as “I” and “Q.” The two A/D converters simulta-
neously sample their respective inputs on the rising edge of the
input clock. The two converters distribute the conversion opera-
tion over several smaller A/D sub-blocks, refining the conversion
with progressively higher accuracy as it passes the result from
stage to stage. As a consequence of the distributed conversion,
each converter requires a small fraction of the 256 comparators
used in a traditional flash-type 8-bit ADC. A sample-and-hold
function within each of the stages permits the first stage to oper-
ate on a new input sample while the following stages continue to
process previous samples. This results in a “pipeline processing”
latency of three clock periods between when an input sample is
taken and when the corresponding ADC output is updated into
the output registers.
The AD9281 integrates input buffer amplifiers to drive the
analog inputs of the converters. In most applications, these
input amplifiers eliminate the need for external op amps for the
input signals. The input structure is fully differential, but the
SHA common-mode response has been designed to allow the
converter to readily accommodate either single-ended or differ-
ential input signals. This differential structure makes the part
capable of accommodating a wide range of input signals.
The AD9281 also includes an on-chip bandgap reference and
reference buffer. The reference buffer shifts the ground-referred
reference to levels more suitable for use by the internal circuits
of the converter. Both converters share the same reference and
reference buffer. This scheme provides for the best possible gain
match between the converters while simultaneously minimizing
the channel-to-channel crosstalk.
Each A/D converter has its own output latch, which updates on
the rising edge of the input clock. A logic multiplexer, con-
trolled through the SELECT pin, determines which channel is
passed to the digital output pins. The output drivers have their
own supply, allowing the part to be interfaced to a variety of
logic families. The outputs can be placed in a high impedance
state using the CHIP SELECT pin.
The AD9281 has great flexibility in its supply voltage. The
analog and digital supplies may be operated from 2.7 V to 5.5 V,
independently of one another.
ANALOG INPUT
Figure 16 shows an equivalent circuit structure for the analog
input of one of the A/D converters. PMOS source-followers
buffer the analog input pins from the charge kickback problems
normally associated with switched capacitor ADC input struc-
tures. This produces a very high input impedance on the part,
allowing it to be effectively driven from high impedance sources.
This means that the AD9281 could even be driven directly by a
passive antialias filter.
ADC
CORE
+FS
LIMIT
–FS
LIMIT
BUFFER
IINA
IINB
VREF
+FS LIMIT =
VREF +VREF/2
–FS LIMIT =
VREF –VREF/2
OUTPUT
WORD
SHA
Figure 16. Equivalent Circuit for AD9281 Analog Inputs
The source followers inside the buffers also provide a level-shift
function of approximately 1 V, allowing the AD9281 to accept
inputs at or below ground. One consequence of this structure is
that distortion will result if the analog input comes within 1.4 V
of the positive supply. For optimum high frequency distortion
performance, the analog input signal should be centered accord-
ing to Figure 27.
The capacitance load of the analog input pin is 4 pF to the
analog supplies (AVSS, AVDD).
Full-scale setpoints may be calculated according to the following
algorithm (VREF may be internally or externally generated):
–FS = VREF – (VREF/2)
+FS = VREF + (VREF/2)
VSPAN = VREF
10.0
0.0E+0
SNR
dB
0.0
–10.0
–20.0
–30.0
–40.0
–50.0
–60.0
–70.0
–80.0
–90.0
–100.0
–110.0
2.0E+6 4.0E+6 6.0E+6 8.0E+6 10.0E+6 12.0E+6 14.0E+6
FUND
5TH
6TH
4TH
7TH
3RD
9TH
2ND
8TH
Figure 15a. Simultaneous Operation of I and Q Channels
10.0
0.0E+0
SNR
dB
0.0
–10.0
–20.0
–30.0
–40.0
–50.0
–60.0
–70.0
–80.0
–90.0
–100.0
–110.0
2.0E+6 4.0E+6 6.0E+6 8.0E+6 10.0E+6 12.0E+6 14.0E+6
FUND
5TH
4TH
7TH
3RD
2ND
8TH
6TH
Figure 15b. Simultaneous Operation of I and Q Channels
REV. F
相關(guān)PDF資料
PDF描述
MS27466T17A35PB CONN RCPT 55POS WALL MNT W/PINS
LTC1863LIGN#TRPBF IC ADC 12BIT 8CH 175KSPS 16SSOP
MS27466E17A35PB CONN RCPT 55POS WALL MNT W/PINS
EN3P4FKX CONN RCPT 4POS FEMALE PANEL #20
VE-BNW-IX-B1 CONVERTER MOD DC/DC 5.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9281ARSZ 功能描述:IC ADC 8BIT DUAL CMOS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD9281ARSZ 制造商:Analog Devices 功能描述:IC 8BIT ADC SMD 9281 SOIC28
AD9281ARSZRL 功能描述:IC ADC 8BIT DUAL CMOS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD9281-EB 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9281 - Bulk
AD9283 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 50 MSPS/80 MSPS/100 MSPS 3 V A/D Converter