- 您現在的位置：買賣IC網 > PDF目錄17018 > AD9279-80KITZ (Analog Devices Inc)KIT EVALUATION FOR AD9279 PDF資料下載
參數資料
| 型號： | AD9279-80KITZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 16/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION FOR AD9279 |
| 標準包裝： | 1 |
| ADC 的數量： | 8 |
| 位數： | 12 |
| 采樣率（每秒）： | 80M |
| 數據接口： | 串行 |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9279 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9279
Rev. 0 | Page 23 of 44
0.6
0.7
0.8
0.5
0.4
0.3
0.2
0.1
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
GAIN+ (V)
IN
P
U
T
FU
L
S
C
A
L
E
(
V
p-p)
09
42
3-
0
49
PGA GAIN = 21dB
PGA GAIN = 24dB
PGA GAIN = 27dB
PGA GAIN = 30dB
Figure 44. LNA with 17.9 dB Gain Setting/VGA Full-Scale Limitations
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
0.50
0.55
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
IN
P
U
T
FU
LL
S
C
A
L
E
(
V
p-p)
GAIN+ (V)
PGA GAIN = 21dB
PGA GAIN = 30dB
09
42
3-
0
50
PGA GAIN = 27dB
PGA GAIN = 24dB
Figure 45. LNA with 21.3 dB Gain Setting/VGA Full-Scale Limitations
Low Noise Amplifier (LNA)
Good system sensitivity relies on a proprietary ultralow noise
LNA at the beginning of the signal chain, which minimizes the
noise contribution in the following VGA. Active impedance
control optimizes noise performance for applications that
benefit from input impedance matching.
The LNA input, LI-x, is capacitively coupled to the source.
An on-chip bias generator establishes dc input bias voltages of
approximately 2.2 V and centers the output common-mode
levels at 1.5 V (AVDD2 divided by 2). A capacitor, CLG, of the
same value as the input coupling capacitor, CS, is connected
from the LG-x pin to ground.
It is highly recommended that the LG-x pins form a Kelvin type
connection to the input or probe connection ground. Simply
connecting the LG-x pin to ground near the device can allow
differences in potential to be amplified through the LNA. This
generally shows up as a dc offset voltage that can vary from
channel to channel and part to part depending on the appli-
cation and the layout of the PCB.
The LNA supports a nominal differential output voltage of
4.4 V p-p with positive and negative excursions of ±1.1 V from a
common-mode voltage of 1.5 V. The LNA differential gain sets the
maximum input signal before saturation. One of three gains is
set through the SPI. Overload protection ensures quick recovery
time from large input voltages. Because the inputs are
capacitively coupled to a bias voltage near midsupply, very large
inputs can be handled without interacting with the ESD
protection.
Low value feedback resistors and the current-driving capability
of the output stage allow the LNA to achieve a low input-
referred noise voltage of 0.75 nV/√Hz (at a gain of 21.3 dB).
On-chip resistor matching results in precise single-ended gains,
which are critical for accurate impedance control. The use of a
fully differential topology and negative feedback minimizes
distortion. Low second-order harmonic distortion is particularly
important in second harmonic ultrasound imaging applications.
Differential signaling enables smaller swings at each output,
further reducing third-order harmonic distortion.
Active Impedance Matching
The LNA consists of a single-ended voltage gain amplifier with
differential outputs and the negative output externally available.
For example, with a fixed gain of 8× (17.9 dB), an active input
termination is synthesized by connecting a feedback resistor
between the negative output pin, LO-x, and the positive input
pin, LI-x. This well-known technique is used for interfacing
multiple probe impedances to a single system. The input
resistance is shown in Equation 1.
)
2
1
(
A
R
FB
IN
+
=
(1)
where A/2 is the single-ended gain or the gain from the LI-x
inputs to the LO-x outputs.
Because the amplifier has a gain of 8× from its input to its
differential output, it is important to note that the gain, A/2,
is the gain from Pin LI-x to Pin LO-x and that it is 6 dB less
than the gain of the amplifier, or 12.1 dB (4×). The input
resistance is reduced by an internal bias resistor of 6 kΩ in
parallel with the source resistance connected to Pin LI-x, with
Pin LG-x ac grounded. Equation 2 can be used to calculate the
required RFB for a desired RIN, even for higher values of RIN.
Ω
+
=
k
6
||
)
4
1
(
FB
IN
R
(2)
For example, to set RIN to 200 Ω with a single-ended LNA gain of
12.1 dB (4×), the value of RFB from Equation 1 must be 1000 Ω. If
the simplified equation (Equation 2) is used to calculate RIN, the
value is 194 Ω, resulting in a gain error of less than 0.27 dB.
Some factors, such as the presence of a dynamic source resistance,
may influence the absolute gain accuracy more significantly. At
higher frequencies, the input capacitance of the LNA must be
considered. The user must determine the level of matching
accuracy and adjust RFB accordingly.
RFB is the resulting impedance of the RFB1 and RFB2 combination
(see Figure 41).Using Register 0x2C in the SPI memory, the
AD9279 can be programmed for four impedance matching
options: three active terminations and unterminated. Table 9
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BWZ-EW | CONVERTER MOD DC/DC 2V 40W |
| UVZ1V103MRD | CAP ALUM 10000UF 35V 20% RADIAL |
| VI-BWY-EY | CONVERTER MOD DC/DC 3.3V 33W |
| AD9641-80KITZ | BOARD EVAL FOR AD9641 |
| LGU2C102MELB | CAP ALUM 1000UF 160V 20% SNAP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9279BBCZ | 功能描述:IC ADC 12BIT 80MSPS 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 數據采集 - ADCs/DAC - 專用型 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數據采集系統（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數據接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9279-BBCZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9280 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter |
| AD9280ARS | 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD9280ARSRL | 功能描述:IC ADC 8BIT CMOS 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。