AVDD = 3 V, DRVDD = 2.5 V, maximum sample rate, CLK_A = CLK_B; A
參數(shù)資料
型號(hào): AD9238BSTZRL-65
廠商: Analog Devices Inc
文件頁(yè)數(shù): 45/48頁(yè)
文件大小: 0K
描述: IC ADC 12BIT DUAL 65MSPS 64LQFP
標(biāo)準(zhǔn)包裝: 2,000
位數(shù): 12
采樣率(每秒): 65M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 600mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 4 個(gè)單端,單極;2 個(gè)差分,單極
AD9238
Rev. C | Page 6 of 48
DIGITAL SPECIFICATIONS
AVDD = 3 V, DRVDD = 2.5 V, maximum sample rate, CLK_A = CLK_B; AIN = 0.5 dBFS differential input, 1.0 V internal reference,
TMIN to TMAX, DCS enabled, unless otherwise noted.
Table 3.
Test
AD9238BST/BCP-20
AD9238BST/BCP-40
AD9238BST/BCP-65
Parameter
Temp
Level
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
LOGIC INPUTS
High Level Input Voltage
Full
IV
2.0
V
Low Level Input Voltage
Full
IV
0.8
V
High Level Input Current
Full
IV
10
+10
10
+10
10
+10
μA
Low Level Input Current
Full
IV
10
+10
10
+10
10
+10
μA
Input Capacitance
Full
IV
2
pF
LOGIC OUTPUTS1
High Level Output Voltage
Full
IV
DRVDD
0.05
DRVDD
0.05
DRVDD
0.05
V
Low Level Output Voltage
Full
IV
0.05
V
1 Output voltage levels measured with capacitive load only on each output.
SWITCHING SPECIFICATIONS
AVDD = 3 V, DRVDD = 2.5 V, maximum sample rate, CLK_A = CLK_B; AIN = 0.5 dBFS differential input, 1.0 V internal reference,
TMIN to TMAX, DCS enabled, unless otherwise noted.
Table 4.
Test
AD9238BST/BCP-20
AD9238BST/BCP-40
AD9238BST/BCP-65
Parameter
Temp
Level
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
SWITCHING PERFORMANCE
Maximum Conversion Rate
Full
VI
20
40
65
MSPS
Minimum Conversion Rate
Full
V
1
MSPS
CLK Period
Full
V
50.0
25.0
15.4
ns
CLK Pulse-Width High1
Full
V
15.0
8.8
6.2
ns
CLK Pulse-Width Low1
Full
V
15.0
8.8
6.2
ns
DATA OUTPUT PARAMETER
Output Delay2 (tPD)
Full
VI
2
3.5
6
2
3.5
6
2
3.5
6
ns
Pipeline Delay (Latency)
Full
V
7
Cycles
Aperture Delay (tA)
Full
V
1.0
ns
Aperture Uncertainty (tJ)
Full
V
0.5
ps rms
Wake-Up Time3
Full
V
2.5
ms
OUT-OF-RANGE RECOVERY TIME
Full
V
2
Cycles
1 The AD9238-65 model has a duty cycle stabilizer circuit that, when enabled, corrects for a wide range of duty cycles (see Figure 24).
2 Output delay is measured from clock 50% transition to data 50% transition, with a 5 pF load on each output.
3 Wake-up time is dependent on the value of the decoupling capacitors; typical values shown with 0.1 μF and 10 μF capacitors on REFT and REFB.
N–1
N
N+1
N+2
N+3
N+4
N+5
N+6
N+7
N+8
ANALOG
INPUT
CLOCK
DATA
OUT
N–9
N–8
N–7
N–6
N–5
N–4
N–3
N–2
N–1
N
MIN 2.0ns,
MAX 6.0ns
tPD =
02640-002
Figure 2. Timing Diagram
相關(guān)PDF資料
PDF描述
VI-222-IW-F1 CONVERTER MOD DC/DC 15V 100W
IDT7201LA20SO8 IC MEM FIFO 512X9 20NS 28-SOIC
VE-24N-IU-F3 CONVERTER MOD DC/DC 18.5V 200W
VI-221-IW-F4 CONVERTER MOD DC/DC 12V 100W
AD9238BCPZRL-65 IC ADC 12BIT DUAL 65MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9238XST 制造商:Analog Devices 功能描述:DUAL 12-BIT, 20/40/65 MSPS, 3 V A/D CONVERTER - Bulk
AD9239 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC
AD9239-250EBZ 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL AD 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL ADC - Boxed Product (Development Kits)
AD9239-250KITZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 250 MSPS Serial ADC-Evl Brd RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類(lèi)型: 信噪比: 接口類(lèi)型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9239BCPZ-170 功能描述:IC ADC 12BIT DUAL 170MSPS 72PIN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極