- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373959 > AD9211BCPZ-200 (ANALOG DEVICES INC) 10-Bit, 170/200/250 MSPS 1.8 V A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9211BCPZ-200 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 170/200/250 MSPS 1.8 V A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC56 |
| 封裝： | 8 X 8 MM, ROHS COMPLIANT, MO-220VLLD-2, LFCSP-56 |
| 文件頁數(shù)： | 16/21頁 |
| 文件大?。?/td> | 310K |
| 代理商： | AD9211BCPZ-200 |
AD9211
Preliminary Technical Data
Clock Input Considerations
Rev. PrA | Page 16 of 21
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals, and as a result may be
sensitive to clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic
performance
characteristics. The AD9211 contains a DCS (duty cycle
stabilizer) that retimes the non-sampling edge, providing an
internal clock signal with a nominal 50% duty cycle. This allows
a wide range of clock input duty cycles without affecting the
performance of the AD9211. Noise and distortion performance
are nearly flat for a wide range duty cycles with the DCS on.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the non-sampling edge. As a result, any changes to the
sampling frequency require approximately TBD clock cycles to
allow the DLL to acquire and lock to the new rate.
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality of
the clock input. The degradation in SNR at a given input
frequency (f
INPUT
) due only to aperture jitter (t
J
) can be
calculated by
×
π
2
=
J
INPUT
t
f
20
log
SNR
In the equation, the rms aperture jitter represents the root-
mean square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification. IF
under-sampling applications are particularly sensitive to jitter,
see Figure 11.
INPUT FREQUENCY (MHz)
1
40
75
70
65
60
55
50
45
1000
100
10
0.2ps
0.5ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
S
Figure 11. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9211. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal-controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other
methods), it should be retimed by the original clock at the last
step.
POWER DISSIPATION AND POWER DOWN MODE
As shown in Figure 12 and Figure 14, the power dissipated by
the AD9211 is proportional to its sample rate. The digital power
dissipation does not vary much because it is determined
primarily by the DRVDD supply and bias current of the LVDS
output drivers.
Figure 12. AD9211-170, Supply Current vs. f
SAMPLE
for f
IN
= 10.3 MHz
Figure 13. AD9211-200, Supply Current vs. f
SAMPLE
for f
IN
= 10.3 MHz
相關PDF資料 |
PDF描述 |
|---|---|
| AD9211BCPZ-250 | 10-Bit, 170/200/250 MSPS 1.8 V A/D Converter |
| AD9212 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212-65EBZ | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZ-40 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZ-65 | Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9211BCPZ-250 | 功能描述:IC ADC 10-BIT 250MSPS 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9211BCPZ-300 | 功能描述:IC ADC 10BIT 300MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9212 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212_11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40 MSPS/65 MSPS, Serial LVDS, 1.8 V ADC |
| AD9212-65EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復。