- 您現在的位置：買賣IC網 > PDF目錄373959 > AD9200KST (ANALOG DEVICES INC) Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter PDF資料下載
參數資料
| 型號： | AD9200KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數： | 6/24頁 |
| 文件大?。?/td> | 338K |
| 代理商： | AD9200KST |
AD9200
–6–
REV. E
DEFINITIONS OF SPECIFICATIONS
Integral Nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale”. The
point used as “zero” occurs 1/2 LSB before the first code transi-
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last
code transition. The deviation is measured from the center of
each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) are guaranteed.
Typical Characterization Curves
CODE OFFSET
1.0
0.5
–1.00
1024
128
D
256
384
512
640
768
896
0
–0.5
Figure 3. Typical DNL
CODE OFFSET
1.0
0.5
–1.00
1024
128
I
256
384
512
640
768
896
0
–0.5
Figure 4. Typical INL
Offset Error
The first transition should occur at a level 1 LSB above “zero.”
Offset is defined as the deviation of the actual first code transi-
tion from that point.
Gain Error
The first code transition should occur for an analog value 1 LSB
above nominal negative full scale. The last transition should
occur for an analog value 1 LSB below the nominal positive full
scale. Gain error is the deviation of the actual difference be-
tween first and last code transitions and the ideal difference
between the first and last code transitions.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided every rising edge.
INPUT FREQUENCY – Hz
60
55
120
1.00E+08
1.00E+06
1.00E+07
50
45
25
40
35
30
S
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 5. SNR vs. Input Frequency
60
55
120
1.00E+08
1.00E+06
INPUT FREQUENCY – Hz
S
1.00E+07
50
45
25
40
35
30
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 6. SINAD vs. Input Frequency
(AVDD = +3 V, DRVDD = +3 V, F
S
= 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input
Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9200LQFP-EVAL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200JRSRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200ARSRL | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200 | Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200ARS | CAP 33 UF 16V 10% |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9200KSTRL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9200KSTZ | 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 20MSPS 10-BIT PARALLEL 48LQFP - Trays |
| AD9200KSTZRL | 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 20MSPS 10-BIT PARALLEL 48LQFP - Tape and Reel |
| AD9200LQFP-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter |
| AD9200SSOP-EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For AD9200 CMOS A/D Converter 制造商:Analog Devices 功能描述:EVAL BD FOR AD9200 CMOS A/D CNVRTR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。