參數資料
型號: AD9200ARS
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: CAP 33 UF 16V 10%
中文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: SSOP-28
文件頁數: 13/24頁
文件大?。?/td> 338K
代理商: AD9200ARS
AD9200
–13–
REV. E
The input capacitor should be sized to allow sufficient acquisi-
tion time of the clamp voltage at AIN within the CLAMP inter-
val, but also be sized to minimize droop between clamping
intervals. Specifically, the acquisition time when the switch is
closed will equal:
T
ACQ
=
R
IN
C
IN
lnV
C
V
E
where
V
C
is the voltage change required across
C
IN
, and
V
E
is
the error voltage. V
C
is calculated by taking the difference be-
tween the initial input dc level at the start of the clamp interval
and the clamp voltage supplied at CLAMPIN. V
E
is a system-
dependent parameter, and equals the maximum tolerable devia-
tion from V
C
. For example, if a 2-volt input level needs to be
clamped to 1 volt at the AD9200’s input within 10 millivolts,
then V
C
equals 2 – 1 or 1 volt, and V
E
equals 10 mV. Note that
once the proper clamp level is attained at the input, only a very
small voltage change will be required to correct for droop.
The voltage droop is calculated with the following equation:
dV
=
I
BIAS
C
IN
t
( )
where
t
= time between clamping intervals.
The bias current of the AD9200 will depend on the sampling
rate, F
S
. The switched capacitor input AIN appears resistive
over time, with an input resistance equal to 1/C
S
F
S
. Given a
sampling rate of 20 MSPS and an input capacitance of 1 pF, the
input resistance is 50 k
. This input resistance is equivalently
terminated at the midscale voltage of the input range. The worst
case bias current will thus result when the input signal is at the
extremes of the input range, that is, the furthest distance from
the midscale voltage level. For a 1-volt input range, the maxi-
mum bias current will be
±
0.5 volts divided by 50 k
, which is
±
10
μ
A.
If droop is a critical parameter, then the minimum value of C
IN
should be calculated first based on the droop requirement.
Acquisition time—the width of the CLAMP pulse—can be
adjusted accordingly once the minimum capacitor value is cho-
sen. A tradeoff will often need to be made between droop and
acquisition time, or error voltage V
E
.
Clamp Circuit Example
A single supply video amplifier outputs a level-shifted video
signal between 2 and 3 volts with the following parameters:
horizontal period = 63.56
μ
s,
horizontal sync interval = 10.9
μ
s,
horizontal sync pulse = 4.7
μ
s,
sync amplitude = 0.3 volts,
video amplitude of 0.7 volts,
reference black level = 2.3 volts
The video signal must be dc restored from a 2- to 3-volt range
down to a 1- to 2-volt range. Configuring the AD9200 for a
one volt input span with an input range from 1 to 2 volts (see
Figure 24), the CLAMPIN voltage can be set to 1 volt with an
external voltage or by direct connection to REFBS. The CLAMP
pulse may be applied during the SYNC pulse, or during the
back porch to truncate the SYNC below the AD9200’s mini-
mum input voltage. With a C
IN
= 1
μ
F, and R
IN
= 20
, the
acquisition time needed to set the input dc level to one volt
with 1 mV accuracy is about 140
μ
s, assuming a full 1 volt V
C
.
With a 1
μ
F input coupling capacitor, the droop across one
horizontal can be calculated:
I
BIAS
= 10
μ
A, and t = 63.5
μ
s, so dV = 0.635 mV, which is less
than one LSB.
After the input capacitor is initially charged, the clamp pulse-
width only needs to be wide enough to correct small voltage
errors such as the droop. The fine scale settling characteristics
of the clamp circuitry are shown in Table II.
Depending on the required accuracy, a CLAMP pulsewidth of
1
μ
s–3
μ
s should work in most applications. The OFFSET val-
ues ignore the contribution of offset from the clamp amplifier;
they simply compare the output code with a “final value” mea-
sured with a much longer CLAMP pulse duration.
Table II.
CLAMP
10
μ
s
5
μ
s
4
μ
s
3
μ
s
2
μ
s
1
μ
s
OFFSET
<1 LSB
5 LSBs
7 LSBs
11 LSBs
19 LSBs
42 LSBs
CLAMP IN
AD9200
CLAMP
AIN
CIN
RIN
TO
SHA
SW1
Figure 24a. Clamp Operation
0.1 F
10 F
AIN
REFTF
REFBS
MODE
AD9200
REFTS
0.1 F
REFBF
CLAMP
CLAMPIN
AVDD
2
SHORT TO REFBS
OR EXTERNAL DC
0.1 F
Figure 24b. Video Clamp Circuit
相關PDF資料
PDF描述
AD9200JRS Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200KSTRL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200SSOP-EVAL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200JST Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
AD9200JSTRL Complete 10-Bit, 20 MSPS, 80 mW CMOS A/D Converter
相關代理商/技術參數
參數描述
AD9200ARSRL 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率(每秒):15 數據接口:MICROWIRE?,串行,SPI? 轉換器數目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD9200ARSZ 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD9200ARSZRL 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率(每秒):15 數據接口:MICROWIRE?,串行,SPI? 轉換器數目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD9200JRS 制造商:Analog Devices 功能描述:ADC Single Pipelined 20Msps 10-bit Parallel 28-Pin SSOP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 20MSPS 10-BIT PARALLEL 28SSOP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:10-BIT 20 MSPS, 80 MW CMOS A/D CONVERTER - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW))
AD9200JRSRL 制造商:Analog Devices 功能描述:ADC Single Pipelined 20Msps 10-bit Parallel 28-Pin SSOP T/R