- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2137 > AD8369ARUZ-REEL7 (Analog Devices Inc)IC AMP VGA 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8369ARUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 19/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP VGA 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | X-AMP® |
| 放大器類型： | 可變?cè)鲆?br> |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 1200 V/µs |
| -3db帶寬： | 600MHz |
| 電流 - 輸入偏壓： | 160µA |
| 電流 - 電源： | 37mA |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. 0
–4–
AD8369
Parameter
Conditions
Min
Typ
Max
Unit
Frequency = 380 MHz
Voltage Gain
38.5
dB
Gain Flatness
Within
±20 MHz of 380 MHz
±0.15
dB
Noise Figure
7.8
dB
Output IP3
f1 = 379.55 MHz, f2 = 380.45 MHz
+8.5
dBV rms
+8.5
dBm
IMD3
f1 = 379.55 MHz, f2 = 380.45 MHz,
VOPHI – VOPLO = 1 V p-p composite
–47
dBc
Harmonic Distortion
Second-Order, VOPHI – VOPLO = 1 V p-p
–45
dBc
Third-Order, VOPHI – VOPLO = 1 V p-p
–49
dBc
P1dB
For
±1 dB deviation from linear gain
+0.5
dBV rms
+0.5
dBm
Specifications subject to change without notice.
SPECIFICATIONS (Continued)
TIMING SPECIFICATIONS
SERIAL PROGRAMMING TIMING REQUIREMENTS
(VS = 5 V, T = 25
∞C)
Parameter
Typ
Unit
Minimum Clock Pulsewidth (TPW)10
ns
Minimum Clock Period (TCK)20
ns
Minimum Setup Time Data vs. Clock (TDS)2
ns
Minimum Setup Time Data Enable vs. Clock (TES)2
ns
Minimum Hold Time Clock vs. Data Enable (TEH)2
ns
Minimum Hold Time Data vs. Clock (TDH)4
ns
TCK
TPW
TEH
TES
CLOCK
DISABLED
CLOCK
DISABLED
CLOCK
ENABLED
DATA IS LATCHED ON LOW-TO-HIGH TRANSITION OF DENB
(NOT TO SCALE)
TDH
TDS
MSB
MSB–1
MSB–2
LSB
CLOCK
(BIT 1)
DATA
(BIT 0)
DATA
ENABLE
(DENB)
Serial Programming Timing
PARALLEL PROGRAMMING TIMING REQUIREMENTS
(VS = 5 V, T = 25
∞C)
Parameter
Typ
Unit
Minimum Setup Time Data Enable vs. Data (TES)2
ns
Minimum Hold Time Data Enable vs. Data (TEH)2
ns
Minimum Data Enable Width (TPW)4
ns
MSB
(BIT3)
DATA IS LATCHED ON HIGH-TO-LOW
TRANSITION OF DENB
DENB
TES
TEH
TPW
LSB
(BIT0)
MSB–2
(BIT1)
MSB–1
(BIT2)
(NOT TO SCALE)
Parallel Programming Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8370ARE-REEL7 | IC AMP VGA DIFF LN 16TSSOP |
| AD8372ACPZ-R7 | IC AMP VGA DIFF DUAL LN 32LFCSP |
| AD8375ACPZ-R7 | IC AMP VGA DIFF ULDIST 24LFCSP |
| AD8376ACPZ-R7 | IC AMP VGA DIFF DUAL 32LFCSP |
| AD8390AACPZ-R2 | IC AMP DIFF LP LDIST 16LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8369EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:45 dB Digitally Controlled VGA LF to 600 MHz |
| AD8369-EVAL | 制造商:Analog Devices 功能描述:AD8369 EVALUATION BOARD - Bulk |
| AD8369-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| AD8370 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LF to 750 MHz Digitally Controlled VGA |
| AD8370_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LF to 750 MHz, Digitally Controlled VGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。