- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375243 > AD8191-EVAL (Analog Devices, Inc.) 4:1 HDMI/DVI Switch with Equalization PDF資料下載
參數(shù)資料
| 型號： | AD8191-EVAL |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 4:1 HDMI/DVI Switch with Equalization |
| 中文描述： | 4:1的HDMI / DVI接口與均衡開關(guān) |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 660K |
| 代理商： | AD8191-EVAL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD8191
SERIAL CONTROL INTERFACE
RESET
On initial power-up, or at any point in operation, the AD8191
register set can be restored to preprogrammed default values by
pulling the RESET pin to low in accordance with the specifica-
tions in Table 1. During normal operation, however, the RESET
pin must be pulled up to 3.3 V. Following a reset, the prepro-
grammed default values of the AD8191 register set correspond
to the state of the parallel interface configuration registers, as
listed in Table 24. The AD8191 can be controlled through the
parallel control interface until the first serial control event
occurs. As soon as any serial control event occurs, the serial
programming values, corresponding to the state of the serial
interface configuration registers (Table 5), override any prior
parallel programming values, and the parallel control interface
is disabled until the part is subsequently reset.
Rev. 0 | Page 16 of 32
WRITE PROCEDURE
To write data to the AD8191 register set, an I
2
C master (such as
a microcontroller) needs to send the appropriate control signals
to the AD8191 slave device. The signals are controlled by the
I
2
C master, unless otherwise specified. For a diagram of the
procedure, see Figure 29. The steps for a write procedure are as
follows:
1.
Send a start condition (while holding the I2C_SCL line
high, pull the I2C_SDA line low).
2.
Send the AD8191 part address (seven bits). The upper four
bits of the AD8191 part address are the static value [1001]
and the three LSBs are set by Input Pin I2C_ADDR2, Input
Pin I2C_ADDR1, and Input Pin I2C_ADDR0 (LSB). This
transfer should be MSB first.
3.
Send the write indicator bit (0).
4.
Wait for the AD8191 to acknowledge the request.
5.
Send the register address (eight bits) to which data is to be
written. This transfer should be MSB first.
6.
Wait for the AD8191 to acknowledge the request.
7.
Send the data (eight bits) to be written to the register
whose address was set in Step 5. This transfer should be
MSB first.
8.
Wait for the AD8191 to acknowledge the request.
9.
Perform one of the following:
9a.
Send a stop condition (while holding the I2C_SCL
line high, pull the I2C_SDA line high) and release
control of the bus to end the transaction (shown in
Figure 29).
9b.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 in this procedure to perform
another write.
9c.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 of the read procedure (in the
Read Procedure section) to perform a read from
another address.
9d.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 8 of the read procedure (in the
Read Procedure section) to perform a read from the
same address set in Step 5.
R/W
ACK
ACK
ADDR
START
FIXED PART
ADDR
REGISTER ADDR
DATA
STOP
ACK
1
2
3
4
5
6
7
8
9
I2C_SCL
GENERI2C_SDA
EXAMPLE
I2C_SDA
*THE SWITCHING/UPDATE DELAY BEGINS AT THE FALLING EDGE OF THE
LAST DATA BIT; FOR EXAMPLE, THE FALLING EDGE JUST BEFORE STEP 8.
*
0
Figure 29. I
2
C Write Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8196 | 2:1 HDMI/DVI Switch with Equalization |
| AD8196ACPZ | 2:1 HDMI/DVI Switch with Equalization |
| AD8196ACPZ-R7 | 2:1 HDMI/DVI Switch with Equalization |
| AD8196ACPZ-RL | 2:1 HDMI/DVI Switch with Equalization |
| AD8196-EVAL | 2:1 HDMI/DVI Switch with Equalization |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8192 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization and DDC/CEC Buffers |
| AD8192ACPZ | 功能描述:IC SW MUX HDMI/DVI 2:1 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 特色產(chǎn)品:MicroPak? 標(biāo)準(zhǔn)包裝:1 系列:- 功能:開關(guān) 電路:2 x SPST - NC 導(dǎo)通狀態(tài)電阻:500 毫歐 電壓電源:單電源 電壓 - 電源，單路/雙路(±):1.4 V ~ 4.3 V 電流 - 電源:150nA 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-XFDFN 供應(yīng)商設(shè)備封裝:8-XSON，SOT833-1 （1.95x1） 包裝:Digi-Reel® 其它名稱:568-5557-6 |
| AD8192ACPZ-RL7 | 功能描述:IC SW MUX HDMI/DVI 2:1 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
| AD8192-EVALZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization and DDC/CEC Buffers |
| AD8192XCPZ | 功能描述:IC SW MUX HDMI/DVI 2:1 56LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時間 類型:視頻開關(guān) 應(yīng)用:HDTV，投影儀，機頂盒 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商器件封裝:56-LFCSP-VQ（8x8） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。