- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD8156ABCZ (Analog Devices Inc)IC SWITCH XPT 4X4 W/EQ 49CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD8156ABCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 0K |
| 描述： | IC SWITCH XPT 4X4 W/EQ 49CSPBGA |
| 標準包裝： | 1 |
| 系列： | XStream™ |
| 應(yīng)用： | 4 x 4 交叉點開關(guān) |
| 接口： | LVTTL，LVCMOS |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 49-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 49-CSPBGA（8x8） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
AD8156
Rev. 0 | Page 13 of 20
THEORY OF OPERATION
The AD8156 is a 4 × 4 crosspoint switch with programmable
input equalization and programmable output current levels. It
can be used as a nonblocking and fully programmable 4 × 4
crosspoint switch, or as a dual 2 × 2 protection switch with fast
channel switching. Each lane can run at any rate from dc to
6.25 Gbps independent of the other lanes.
In 4 × 4 mode, the user writes the control data to double-latched
memory cells through a simple CPU interface. Connectivity,
individual output disables, output current level, and input equali-
zation are all individually programmable. Broadcast addresses
can be used to simultaneously program the functionality of all
channels. A global reset disables the part and resets all equalizers
and output current levels to their default states. A chip select
pin can be used in applications where a single bus is controlling
multiple switches.
When in dual 2 × 2 mode, the part functions as two individual
2 × 2 switches whose connectivity is asynchronously controlled
by the D3 to D0 pins, and output enable is controlled by the A3
to A0 pins. The dual 2 × 2 mode allows for sub-10 ns output
channel switching or output enable. Output swing control and
input equalization cannot be controlled in dual 2 × 2 mode
because all the data and address pins are used as asynchronous
control pins. However, settings are retained when switching modes,
so the user can set the desired swing and input equalization settings
in 4 × 4 mode on startup and then switch to dual 2 × 2 mode.
The user can switch at will between 4 × 4 mode and dual 2 × 2
mode by toggling the MODE pin. When switching from 4 × 4
mode to dual 2 × 2 mode, EQ and output current settings are
retained, but the output connectivity control is instantly
switched to the asynchronous interface of A[3:0] and D[3:0].
To have uninterrupted data flow when switching from 4 × 4
mode to dual 2 × 2 mode, the address and data pins should be
set into the desired states for dual 2 × 2 mode before changing
the MODE pin. When switching from dual 2 × 2 mode to 4 × 4
mode, EQ and the output current settings are also retained, but
the connectivity specified by the values of A[3:0] and D[3:0]
when MODE went low are retained in memory. Until some
other connectivity is set using the 4 × 4 control interface, the
last dual 2 × 2 mode settings are stored in memory.
4 × 4 MODE
Pulling the MODE pin low puts the AD8156 in 4 × 4 mode. In
this mode, the chip is controlled by the values stored in the on-
chip memory. This memory is organized as two banks of latches;
the second bank controls the chip, and the first bank allows the
next set of configuration data to be written while the chip is operat-
ing based on the second bank data. To write to the first bank of
memory, the user sets data and address to the desired states and
pulls WE low. This writing process is repeated until all desired
configuration data is stored in the first bank of latches, and then the
chip configuration is simultaneously updated by pulling UPD low.
If desired for verification, the value of the second bank of
latches can be read back by pulling RE low. When RE is low,
Data Pin D3 to Data Pin D0 are driven by the chip. The timing
of this operation is shown in Figure 5. Because the interface is
entirely asynchronous, the only limitation on the timing of the
read cycle is that each period must be a minimum of 15 ns.
Connectivity Control
Connection between an output and an input is set by addressing
a specific output and connecting it to an input. Each output has
a disable bit. Table 10 shows how to set the crosspoint
connectivity.
Output Current Control
Output current is controlled by addressing a specific output and
choosing the output current. The output current is equal to
2 mA + (2 mA × D[3:0])
For example, the default code for D[3:0] is b0111. Therefore, the
output current level is 2 mA + (2 mA × 7) = 16 mA. Table 11 and
Table 13 show how to set the output current levels.
Input Equalization Control
Input equalization is set per input lane. The equalization is
set in ~1.53 dB steps, from 0 dB to 23 dB of equalization at
3.125 GHz (roughly corresponding to a 6.25 Gbps bit rate).
The amount of equalization is
GHz
83
.
0
log
40
15
)
(
10
f
D[3:0]
f
gain
×
=
A value of 0000 disables the equalizer, saving power.
Global Setting
By writing to one of three broadcast addresses, the user can set
all connectivity, output current, or input equalization settings to
the same value. Broadcast addresses are controlled similarly to
broadcast mode programming.
DUAL 2 × 2 MODE
Pulling the MODE pin high puts the AD8156 in dual 2 × 2
mode. In this mode, the part is asynchronously controlled by
the address and data pins, A[3:0] and D[3:0], respectively. In
dual 2 × 2 mode, the switch is configured as two individual 2 × 2
switches, and each output can be individually disabled. OUT0
and OUT1 can be connected to either IN0 or IN1, and OUT2
and OUT3 can connect to either IN2 or IN3. There are no
connectivity options in dual 2 × 2 mode to connect OUT0/OUT1
to IN2/IN3, or OUT2/OUT3 to IN0/IN1.
In dual 2 × 2 mode, input equalization and output level settings
are not accessible. If these functions are needed, the user should
program these functions in 4 × 4 mode and then return to dual
2 × 2 mode. Output swing and equalization settings are retained
from 4 × 4 mode to dual 2 × 2 mode. Readback is not available
in dual 2 × 2 mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8158ACPZ | IC MUX/DEMUX QUAD 2X1 100LFCSP |
| AD8159ASVZ | IC MUX/DEMUX QUAD BUFF 100TQFP |
| AD8174ANZ | IC MUX SW W/AMP 250MHZ 14-DIP |
| AD8175ABPZ | IC CROSSPOINT SWITCH TRPL 676BGA |
| AD8176ABPZ | IC VIDEO CROSSPOINT SWIT 676BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8156-EVALZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:6.25 Gbps 4】4 Digital Crosspoint Switch with EQ |
| AD8158 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6.5 Gbps Quad Buffer Mux/Demux |
| AD8158ACPZ | 功能描述:IC MUX/DEMUX QUAD 2X1 100LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:XStream™ 應(yīng)用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 功能:開關(guān) 電路:單刀單擲 導(dǎo)通狀態(tài)電阻:48 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電流 - 電源:5µA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:托盤 |
| AD8158-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| AD8158XCPZ | 制造商:Analog Devices 功能描述:QUAD-LANE 6.5GBPS 2:1 MUX / 1:2 DEMUX SWITCH 100-PIN LFCSP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。