- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5364 > AD8021ARZ-REEL (Analog Devices Inc)IC OPAMP VF LN LP LDIST 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD8021ARZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF LN LP LDIST 8SOIC |
| 設(shè)計(jì)資源： | Driving the AD7366/7 Bipolar SAR ADC in Low-Distortion DC-Coupled Appls (CN0042) |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 460 V/µs |
| -3db帶寬： | 560MHz |
| 電流 - 輸入偏壓： | 7.5µA |
| 電壓 - 輸入偏移： | 400µV |
| 電流 - 電源： | 7.8mA |
| 電流 - 輸出 / 通道： | 70mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 24 V，±2.25 V ~ 12 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD8021
Rev. F | Page 21 of 28
THEORY OF OPERATION
The AD8021 is fabricated on the second generation of Analog
Devices proprietary High Voltage eXtra-Fast Complementary
Bipolar (XFCB) process, which enables the construction of PNP
and NPN transistors with similar fTs in the 3 GHz region. The
transistors are dielectrically isolated from the substrate (and
each other), eliminating the parasitic and latch-up problems
caused by junction isolation. It also reduces nonlinear capaci-
tance (a source of distortion) and allows a higher transistor, fT,
for a given quiescent current. The supply current is trimmed,
which results in less part-to-part variation of bandwidth, slew
rate, distortion, and settling time.
As shown in Figure 61, the AD8021 input stage consists of an
NPN differential pair in which each transistor operates at a
0.8 mA collector current. This allows the input devices a high
transconductance; thus, the AD8021 has a low input noise of
2.1 nV/√Hz @ 50 kHz. The input stage drives a folded cascode
that consists of a pair of PNP transistors. The folded cascode
and current mirror provide a differential-to-single-ended
conversion of signal current. This current then drives the high
impedance node (Pin 5), where the CC external capacitor is
connected. The output stage preserves this high impedance with
a current gain of 5000, so that the AD8021 can maintain a high
open-loop gain even when driving heavy loads.
Two internal diode clamps across the inputs (Pin 2 and Pin 3)
protect the input transistors from large voltages that could
otherwise cause emitter-base breakdown, which would result in
degradation of offset voltage and input bias current.
+IN
–IN
CINTERNAL
1.5pF
CCOMP
CC
–VS
+VS
OUTPUT
01888-061
Figure 61. Simplified Schematic
PCB LAYOUT CONSIDERATIONS
As with all high speed op amps, achieving optimum performance
from the AD8021 requires careful attention to PC board layout.
Particular care must be exercised to minimize lead lengths
between the ground leads of the bypass capacitors and between
the compensation capacitor and the negative supply. Otherwise,
lead inductance can influence the frequency response and even
cause high frequency oscillations. Use of a multilayer printed
circuit board, with an internal ground plane, reduces ground
noise and enables a compact component arrangement.
Due to the relatively high impedance of Pin 5 and low values of
the compensation capacitor, a guard ring is recommended. The
guard ring is simply a PC trace that encircles Pin 5 and is
connected to the output, Pin 6, which is at the same potential as
Pin 5. This serves two functions. It shields Pin 5 from any local
circuit noise generated by surrounding circuitry. It also
minimizes stray capacitance, which would tend to otherwise
reduce the bandwidth. An example of a guard ring layout is
shown in Figure 62.
Also shown in Figure 62, the compensation capacitor is located
immediately adjacent to the edge of the AD8021 package, spanning
Pin 4 and Pin 5. This capacitor must be a high quality surface-
mount COG or NPO ceramic. The use of leaded capacitors is
not recommended. The high frequency bypass capacitor(s)
should be located immediately adjacent to the supplies,
Pin 4 and Pin 7.
To achieve the shortest possible lead length at the inverting
input, the feedback resistor RF is located beneath the board and
spans the distance from the output, Pin 6, to inverting input
Pin 2. The return node of Resistor RG should be situated as close
as possible to the return node of the negative supply bypass
capacitor connected to Pin 4.
DISABLE
VOUT
8
7
6
1
2
3
LOGIC REFERENCE
–IN
+IN
–VS 4
+VS
5
CCOMP
GROUND
PLANE
BYPASS
CAPACITOR
COMPENSATION
CAPACITOR
GROUND
PLANE
BYPASS
CAPACITOR
METAL
(TOP VIEW)
01888-062
Figure 62. Recommended Location of
Critical Components and Guard Ring
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD711JRZ-REEL7 | IC OPAMP BIFET PREC 25MA 8SOIC |
| 207534-8 | CONN HEADER SKT 36POS VERT TIN |
| 207526-3 | CONN HEADER SKT 9POS VERT GOLD |
| MME25-0091R1 | CONN RACK/PANEL 9POS 5A |
| AD8223AR-R7 | IC AMP INST R-R LP 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8021ARZ-REEL7 | 功能描述:IC OPAMP VF LN LP LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:RF/IF 差分 電路數(shù):1 輸出類型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT |
| AD8022 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AD8022: Dual High-Speed Low-Noise Op Amps Data Sheet (Rev. A. 9/02) |
| AD8022_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual High Speed, Low Noise Op Amp |
| AD80220BBCZ | 制造商:Analog Devices 功能描述: |
| AD80221BBCZ | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。