參數(shù)資料
型號(hào): AD7934
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
中文描述: 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28
封裝: TSSOP-28
文件頁(yè)數(shù): 29/32頁(yè)
文件大小: 1253K
代理商: AD7934
Preliminary Technical Data
AD7933/AD7934
AD7933/AD7934 to TMS32020, TMS320C25, and
TMS320C5x Interface
Parallel interfaces between the AD7933/AD7934 and the
TMS32020, TMS320C25 and TMS320C5x family of DSPs are
shown in
. The memory mapped address chosen for
the AD7933/AD7934 should be chosen to fall in the I/O
memory space of the DSPs. The parallel interface on the
AD7933/AD7934 is fast enough to interface to the TMS32020
with no extra wait states. If high speed glue logic, such as 74AS
devices, are used to drive the RD and the WR lines when
interfacing to the TMS320C25, then again, no wait states are
necessary. However, if slower logic is used, data accesses may be
slowed sufficiently when reading from and writing to the part to
require the insertion of one wait state. Extra wait states will be
necessary when using the TMS320C5x at their fastest clock
speeds (see the TMS320C5x User’s Guide for details).
Figure 46
Figure 46. Interfacing to the TMS32020/C25/C5x
Data is read from the ADC using the following instruction:
IN D, ADC
where D is the data memory address, and ADC is the
AD7933/AD7934 address.
AD7933/
AD7934*
TMS32020/
TMS320C25/
TMS320C50*
WR
RD
DB11 TO DB0
DMD0 TO DMD15
A0 TO A15
IS
READY
INT
X
BUSY
CS
EN
CONVST
OPTIONAL
TMS320C25
ONLY
R/W
STRB
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS BUS
DATA BUS
ADDRESS
DECODER
0
MSC
AD7933/AD7934 to 80C186 Interface
Figure 47 shows the AD7933/AD7934 interfaced to the 80C186
microprocessor. The 80C186 DMA controller provides two
independent high speed DMA channels where data transfer can
occur between memory and I/O spaces. Each data transfer
consumes two bus cycles, one cycle to fetch data and the other
to store data. After the AD7933/AD7934 has finished a
conversion, the BUSY line generates a DMA request to
Channel 1 (DRQ1). As a result of the interrupt, the processor
performs a DMA READ operation which also resets the
interrupt latch. Sufficient priority must be assigned to the DMA
channel to ensure that the DMA request will be serviced before
the completion of the next conversion.
AD7933/
AD7934*
80C186*
WR
DB0 TO DB11
AD0 TO AD15
A16 TO A19
ALE
DRQ1
BUSY
CS
Q
R
S
CONVST
OPTIONAL
WR
RD
RD
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS/DATA BUS
ADDRESS BUS
DATA BUS
ADDRESS
LATCH
ADDRESS
DECODER
0
Figure 47. Interfacing to the 80C186
Rev. PrG | Page 29 of 32
相關(guān)PDF資料
PDF描述
AD7934BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7937 LC2MOS 8+4 Loading Dual 12-Bit DAC
AD7937AR LC2MOS 8+4 Loading Dual 12-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7934-6 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934BRU 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7934BRU-6 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD7934BRU-6REEL7 制造商:Analog Devices 功能描述:ADC SGL SAR 625KSPS 12-BIT PARALLEL 28TSSOP - Tape and Reel
AD7934BRU-REEL 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極