參數(shù)資料
型號(hào)： AD7933BRUZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 5/32頁(yè)
文件大小： 0K
描述： IC ADC 10BIT 4CH 1.5MSPS 28TSSOP
標(biāo)準(zhǔn)包裝： 50
位數(shù)： 10
采樣率（每秒）： 1.5M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 13.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 28-TSSOP
包裝： 管件
輸入數(shù)目和類(lèi)型： 4 個(gè)單端，單極；2 個(gè)差分，單極；2 個(gè)偽差分，單極
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
AD7933/AD7934
Rev. B | Page 13 of 32
TERMINOLOGY
Integral Nonlinearity (INL)
The maximum deviation from a straight line passing through
the endpoints of the ADC transfer function. The endpoints of
the transfer function are zero scale, 1 LSB below the first code
transition, and full scale, 1 LSB above the last code transition.
Differential Nonlinearity (DNL)
The difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
The deviation of the first code transition (00…000) to (00…001)
from the ideal (that is, AGND + 1 LSB).
Offset Error Match
The difference in offset error between any two channels.
Gain Error
The deviation of the last code transition (111…110) to
(111…111) from the ideal (that is, VREF – 1 LSB) after the offset
error has been adjusted out.
Gain Error Match
The difference in gain error between any two channels.
Zero-Code Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with VREF to
+VREF biased about the VREFIN point. It is the deviation of the
midscale transition (all 0s to all 1s) from the ideal VIN voltage
(that is, VREF).
Zero-Code Error Match
The difference in zero-code error between any two channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with VREF to +VREF
biased about the VREFIN point. It is the deviation of the last
code transition (011…110) to (011…111) from the ideal (that is,
+VREF – 1 LSB) after the zero-code error has been adjusted out.
Positive Gain Error Match
The difference in positive gain error between any two channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with VREF to
+VREF biased about the VREF point. It is the deviation of the first
code transition (100…000) to (100…001) from the ideal (that is,
VREFIN + 1 LSB) after the zero-code error has been adjusted out.
Negative Gain Error Match
The difference in negative gain error between any two channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale sine wave signal to the three nonselected input channels
and applying a 50 kHz signal to the selected channel. The
channel-to-channel isolation is defined as the ratio of the power
of the 50 kHz signal on the selected channel to the power of the
noise signal on the unselected channels that appears in the FFT
of this channel. The noise frequency on the unselected channels
varies from 40 kHz to 740 kHz. The noise amplitude is at
2 × VREF, while the signal amplitude is at 1 × VREF. See Figure 4.
Power Supply Rejection Ratio (PSRR)
PSRR is defined as the ratio of the power in the ADC output at
full-scale frequency, f, to the power of a 100 mV p-p sine wave
applied to the ADC VDD supply of frequency, fS. The frequency
of the input varies from 1 kHz to 1 MHz.
PSRR (dB) = 10 log(Pf/PfS)
where:
Pf is the power at frequency f in the ADC output.
PfS is the power at frequency fS in the ADC output.
Common-Mode Rejection Ratio (CMRR)
CMRR is defined as the ratio of the power in the ADC output at
full-scale frequency, f, to the power of a 100 mV p-p sine wave
applied to the common-mode voltage of VIN+ and VIN of
frequency, fS.
CMRR (dB) = 10 log(Pf/PfS)
where:
Pf is the power at frequency f in the ADC output.
PfS is the power at frequency fS in the ADC output.
相關(guān)PDF資料
PDF描述
LT1712IGN IC COMP R-R I/O DUAL LP 16SSOP
VE-2VR-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
LT1116CS8 IC COMPARATOR 12NS SINGLE 8SOIC
AD9609BCPZ-20 IC ADC 10BIT 20MSPS LP 32LFCSP
CMP401GSZ-REEL IC COMPARATOR LV 23NS 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7933BRUZ-REEL7 功能描述:IC ADC 10BIT 4CH 1.5MSPS 28TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7934 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7934-6 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934BRU 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7934BRU-6 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*