- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7927 (Analog Devices, Inc.) 8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7927 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP |
| 中文描述： | 8通道，200 kSPS的，12位序列ADC的20引腳TSSOP |
| 文件頁數(shù)： | 15/21頁 |
| 文件大?。?/td> | 461K |
| 代理商： | AD7927 |
REV. 0
AD7927
–15–
1
12
CS
SCLK
DOUT
DIN
16
1 LEADING ZERO + 3 CHANNEL IDENTIFIER BITS
+ CONVERSION RESULT
NOTES
1. CONTROL REGISTER DATA IS LOADED ON FIRST 12 SCLK CYCLES
2. SHADOW REGISTER DATA IS LOADED ON FIRST 16 SCLK CYCLES
DATA IN TO CONTROL REGISTER/
SHADOW REGISTER
Figure 12. Normal Mode Operation
Full Shutdown (PM1 = 1, PM0 = 0)
In this mode, all internal circuitry on the AD7927 is powered down.
The part retains information in the Control Register during full
shutdown. The AD7927 remains in full shutdown until the power
management bits in the Control Register, PM1 and PM0, are
changed.
If a write to the Control Register occurs while the part is in full
shutdown, with the power management bits changed to PM0 =
PM1 = 1, Normal Mode, the part will begin to power up on the
CS
rising edge. The track and hold that was in hold while the
part was in full shutdown will return to track on the 14th SCLK
falling edge. A full 16 SCLK transfer must occur to ensure the
Control Register contents are updated; however, the DOUT
line will not be driven during this wake-up transfer.
To ensure that the part is fully powered up, t
POWER UP
should have
elapsed before the next
CS
falling edge; otherwise, invalid data
will be read if a conversion is initiated before this time. Figure 13
shows the general diagram for this sequence.
Auto Shutdown (PM1 = 0, PM0 = 1)
In this mode, the AD7927 automatically enters shutdown at the
end of each conversion when the Control Register is updated. When
the part is in shutdown, the track and hold is in Hold Mode.
Figure 14 shows the general diagram of the operation of the
AD7927 in this mode. In Shutdown Mode all internal circuitry on
the AD7927 is powered down. The part retains information in
the Control Register during shutdown. The AD7927 remains in
shutdown until the next
CS
falling edge it receives. On this
CS
falling edge, the track and hold that was in hold while the part
was in shutdown will return to track. Wake-up time from auto
shutdown is 1
m
s maximum, and the user should ensure that
1
m
s has elapsed before attempting a valid conversion. When
running the AD7927 with a 20 MHz clock, one dummy 16 SCLK
transfer should be sufficient to ensure the part is fully powered
up. During this dummy transfer the contents of the Control
Register should remain unchanged; therefore the WRITE bit
should be 0 on the DIN line.
Depending on the SCLK frequency used, this dummy transfer
may affect the achievable throughput rate of the part, with every
other data transfer being a valid conversion result. If, for example,
the maximum SCLK frequency of 20 MHz was used, the auto
shutdown mode could be used at the full throughput rate of
200 kSPS without affecting the throughput rate at all. Only a
portion of the cycle time is taken up by the conversion time and the
dummy transfer for wake-up.
CS
SCLK
DOUT
DIN
1
14
16
1
14
16
PART IS IN FULL
SHUTDOWN
PART BEGINS TO POWER UP ON
CS
RISING EDGE AS PM1 = PM0 = 1
THE PART IS FULLY POWERED UP
ONCE
t
POWER UP
HAS ELAPSED
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS. PM1 = 1, PM0 = 1
TO KEEP THE PART IN NORMAL MODE, LOAD
PM1 = PM0 = 1 IN CONTROL REGISTER
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL REGISTER
DATA IN TO CONTROL REGISTER/SHADOW REGISTER
t
12
Figure 13. Full Shutdown Mode Operation
1
CS
SCLK
DOUT
DIN
16
1
16
1
16
DUMMY CONVERSION
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
INVALID DATA
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL/SHADOW REGISTER
PART ENTERS
SHUTDOWN ON
CS
RISING EDGE AS
PM1 0, PM0 1
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 0, PM0 1
DATA IN TO CONTROL/SHADOW REGISTER
CONTROL REGISTER SHOULD NOT
CHANGE, WRITE BIT 0
TO KEEP PART IN THIS MODE, LOAD PM1 0, PM0 1
IN CONTROL REGISTER OR SET WRITE BIT = 0
PART IS FULLY
POWERED UP
PART BEGINS
TO POWER
UP ON
CS
FALLING EDGE
PART ENTERS
SHUTDOWN ON
CS
RISING EDGE AS
PM1 0, PM0 1
12
12
12
Figure 14. Auto Shutdown Mode Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7927BRU | 8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP |
| AD7934 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7934BRU | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7933 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7933BRU | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7927BRU | 功能描述:IC ADC 12BIT 8CH 200KSPS 20TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7927BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 20TSSOP - Tape and Reel |
| AD7927BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 20-Pin TSSOP T/R |
| AD7927BRUZ | 功能描述:IC ADC 12BIT 8CH 200KSPS 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7927BRUZ | 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 7927 TSSOP20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。