- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10175 > AD7899AR-1 (Analog Devices Inc)IC ADC 14BIT 400KSPS 5V 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7899AR-1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 400KSPS 5V 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 400k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 125mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7899CBZ-ND - BOARD EVAL FOR AD7899 |
REV. A
AD7899
–4–
TIMING CHARACTERISTICS1, 2
A, B and S
Parameter
Versions
Unit
Test Conditions/Comments
tCONV
2.2
s max
Conversion Time, Internal Clock
2.46
s max
CLKIN = 6.5 MHz
tACQ
0.3
s max
Acquisition Time
tEOC
120
ns min
EOC Pulsewidth
180
ns max
tWAKE-UP – External VREF
5
2
s max
STBY Rising Edge to CONVST Rising Edge
(See Standby Mode Operation)
t1
35
ns min
CONVST Pulsewidth
t2
70
ns min
CONVST Rising Edge to BUSY Rising Edge
Read Operation
t3
0
ns min
CS to RD Setup Time
t4
0
ns min
CS to RD Hold Time
t5
35
ns min
Read Pulsewidth
t6
3
35
ns max
Data Access Time after Falling Edge of
RD, V
DRIVE = 5 V
40
ns max
Data Access Time after Falling Edge of
RD, V
DRIVE = 3 V
t7
4
5
ns min
Bus Relinquish Time after Rising Edge of
RD
30
ns max
t8
0
ns min
BUSY Falling Edge to
RD Delay
External Clock
t9
0
ns min
CLKIN to
CONVST Rising Edge Setup Time
t10
20
ns min
CLKIN to
CONVST Rising Edge Hold Time
t11
100
ns min
CONVST Rising Edge to CLK Falling Edge
NOTES
1 Sample tested at 25
°C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of V
DRIVE) and timed from a voltage level of V DRIVE/2.
2 See Figures 5, 6, 7, and 8.
3 Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.0 V.
4These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
5 Refer to the Standby Mode Operation section.
Specifications subject to change without notice.
(VDD = 5 V
5%, AGND = DGND = 0 V, VREF = Internal, Clock = Internal; All specifications TMIN
to TMAX and valid for VDRIVE = 3 V
5% and 5 V
5% unless otherwise noted.)
1.6mA
1.6V
400 A
50pF
TO
OUTPUT
PIN
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-25J-IU-F1 | CONVERTER MOD DC/DC 36V 200W |
| SF4282V-10EPG-3ES | CONN RCPT 10POS PNL MNT PIN |
| VE-B64-IV-S | CONVERTER MOD DC/DC 48V 150W |
| LTC1605CSW#TRPBF | IC A/D CONV 16BIT SAMPLNG 28SOIC |
| VI-23B-MX-F3 | CONVERTER MOD DC/DC 95V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7899AR-1REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 14-bit Parallel 28-Pin SOIC W T/R |
| AD7899AR-1REEL7 | 制造商:Analog Devices 功能描述:ADC SGL SAR 400KSPS 14BIT PARALLEL 28SOIC W - Tape and Reel |
| AD7899AR-2 | 功能描述:IC ADC 14BIT 400KSPS 5V 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7899AR-2REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 14-bit Parallel 28-Pin SOIC W T/R |
| AD7899AR-2REEL7 | 制造商:Analog Devices 功能描述:ADC SGL SAR 400KSPS 14BIT PARALLEL 28SOIC W - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。