- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11736 > AD7868BR-REEL (Analog Devices Inc)IC I/O PORT 12BIT ANLG 28-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7868BR-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 12/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O PORT 12BIT ANLG 28-SOIC |
| 產(chǎn)品變化通告： | AD7868 Discontinuation 05/Sept/2011 |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 應(yīng)用： | 模擬 I/O |
| 接口： | TTL/CMOS |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7868
–5–
REV. B
PIN FUNCTION DESCRIPTION
DIP Pin
Number
Mnemonic
Function
POWER SUPPLY
7 & 23
VDD
Positive Power Supply, 5 V
± 5%. Both V
DD pins must be tied together.
10 & 22
VSS
Negative Power Supply, –5 V
± 5%. Both V
SS pins must be tied together.
8 & 19
AGND
Analog Ground. Both AGND pins must be tied together.
6 &17
DGND
Digital Ground. Both DGND pins must be tied together.
ANALOG SIGNAL AND REFERENCE
21
VIN
ADC Analog Input. The ADC input range is
±3 V.
9VOUT
Analog Output Voltage from DAC. This output comes from a buffer amplifier. The range is
bipolar,
±3 V with RI DAC = +3 V.
20
RO ADC
Voltage Reference Output. The internal ADC 3 V reference is provided at this pin. This output may be
used as a reference for the DAC by connecting it to the RI DAC input. The external load capability of
this reference is 500
A.
11
RO DAC
DAC Voltage Reference Output. This is one of two internal voltage references. To operate the DAC
with this internal reference, RO DAC should be connected to RI DAC. The external load capability of
the reference is 500
A.
12
RI DAC
DAC Voltage Reference Input. The voltage reference for the DAC must be applied to this pin. It is
internally buffered before being applied to the DAC. The nominal reference voltage for correct
operation of the AD7868 is 3 V.
ADC INTERFACE AND CONTROL
2
CLK
Clock Input. An external TTL-compatible clock may be applied to this input. Alternatively, tying pin to
VSS enables the internal laser-trimmed oscillator.
3
RFS
Receive Frame Synchronization, Logic Output. This is an active low open-drain output which provides
a framing pulse for serial data. An external 4.7 k
pull-up resistor is required on RFS.
4
RCLK
Receive Clock, Logic Output. RCLK is the gated serial clock output which is derived from the internal
or external ADC clock. If the CONTROL input is at VSS the clock runs continuously. With the
CONTROL input at DGND the RCLK output is gated off (three-stated) after serial transmission is
complete. RCLK is an open-drain output and requires an external 2 k
pull-up resistor.
5
DR
Receive Data, Logic Output. This is an open-drain data output used in conjunction with RFS and
RCLK to transmit data from the ADC. Serial data is valid on the falling edge of RCLK when RFS is
low. An external 4.7 k
resistor is required on the DR output.
1
CONVST
Convert Start, Logic Input. A low to high transition on this input puts the track-and-hold amplifier into
the hold mode and starts an ADC conversion. This input in asynchronous to the CLK input.
24
CONTROL
Control, Logic Input. With this pin at 0 V, the RCLK is noncontinuous. With this pin at –5 V, the
RCLK is continuous. Note, tying this pin to VDD places the part in a factory test mode where normal
operation is not exhibited.
DAC INTERFACE AND CONTROL
14
TFS
Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for the DAC
with serial data expected after the falling edge of this signal.
15
DT
Transmit Data, Logic Input. This is the data input which is used in conjunction with TFS and TCLK
to transfer serial data to the input latch.
16
TCLK
Transmit Clock, Logic Input. Serial data bits are latched on the falling edge of TCLK when TFS is low.
13
LDAC
Load DAC, Logic Input. A new word is transferred into the DAC latch from the input latch on the
falling edge of this signal.
18
NC
No Connect.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC32MX575F256L-80I/PT | IC MCU 32BIT 256KB FLASH 100TQFP |
| AD7868ARZ-REEL | IC I/O PORT 12BIT ANLG 28-SOIC |
| MS3101A36-10P | CONN RCPT 48POS FREE HNG W/PINS |
| MS3100A32-3P | CONN RCPT 9POS WALL MNT W/PINS |
| PIC32MX664F128L-I/PF | MCU PIC 128KB FLASH 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7868BRZ | 功能描述:IC I/O PORT 12BIT ANLG 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| AD7868BRZ-REEL | 功能描述:IC I/O PORT 12BIT ANLG 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| AD7868TQ/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CODEC， Single |
| AD7869 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
| AD7869AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 14-Bit Analog I/O System |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。