- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7858L (Analog Devices, Inc.) 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD7858L |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器) |
| 中文描述： | 3 V至5 V單電源，200 kSPS的8通道，12位采樣ADC（單電源，速度高達200ksps的8通道12位采樣的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 25/32頁 |
| 文件大小： | 299K |
| 代理商： | AD7858L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7858/AD7858L
REV. A
–25–
Mode 2 (3-Wire SPI/QSPI Interface Mode)
This is the DEFAULT INTERFACE MODE.
In Figure 33 below we have the timing diagram for interface
Mode 2 which is the SPI/QSPI interface mode. Here the
SYNC
input is active low and may be pulsed or tied permanently low.
If
SYNC
is permanently low, 16 clock pulses must be applied to
the SCLK pin for the part to operate correctly, otherwise with a
pulsed
SYNC
input a continuous SCLK may be applied pro-
vided
SYNC
is low for only 16 SCLK cycles. In Figure 33 the
SYNC
going low disables the three-state on the DOUT pin.
The first falling edge of the SCLK after the
SYNC
going low
clocks out the first leading zero on the DOUT pin. The DOUT
pin is three-stated again a time t
12
after the
SYNC
goes high.
With the DIN pin the data input has to be set up a time t
7
be-
fore the SCLK rising edge as the part samples the input data on
the SCLK rising edge in this case. If resetting the interface is
required, the
SYNC
must be taken high and then low.
t
11
t
12
16
6
5
4
3
2
1
t
10
t
8
t
6
t
9
t
8
t
t
3
t
5
THREE-STATE
THREE-STATE
DB0
DB10
DB11
DB12
DB13
DB14
DB15
DB14
DB13
DB12
DB11
DB10
DB0
SYNC
(I/P)
SCLK (I/P)
DOUT (O/P)
DIN (I/P)
POLARITY PIN LOGIC HIGH
t
3
= –0.4
t
SCLK
MIN (NONCONTINUOUS SCLK)
6
0.4
t
SCLK
ns MIN/MAX (CONTINUOUS SCLK),
t
6
= 75/115ns MAX (5V/3V),
t
7
= 40/60ns MIN (5V/3V),
8
= 20/30ns MIN (5V/3V),
t
= 30/50ns MIN (NONCONTINUOUS SCLK) (5V/3V), (30/50)/0.4
t
SCLK
ns MIN/MAX
(CONTINUOUS SCLK) (5V/3V)
DB15
t
7
Figure 33. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation
with DIN Input, DOUT Output and
SYNC
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7858 | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器) |
| AD7859AP | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs |
| AD7859AS | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs |
| AD7859BS | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs |
| AD7859L* | 5V Low Power RS232 Transceiver; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7858LAN | 制造商:Analog Devices 功能描述: |
| AD7858LAN3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LANZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7858LAR | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 24-Pin SOIC W |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。