參數(shù)資料
型號(hào)： AD7856AN
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
中文描述： 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP24
封裝： PLASTIC, DIP-24
文件頁(yè)數(shù)： 22/32頁(yè)
文件大?。?/td> 294K
代理商： AD7856AN
AD7856
–22–
REV. A
is initiated. Typical figures are given in Table VIII. The timing
diagrams for the other self-calibration options will be similar to
that outlined in Figure 25.
t
1
= 100ns MIN,
t
15
= 2.5
t
CLKIN
MAX,
t
CAL
= 250026
t
CLKIN
CAL
(I/P)
BUSY (O/P)
t
1
t
15
t
CAL
Figure 25. Timing Diagram for Full-Self Calibration
System Calibration Description
System calibration allows the user to take out system errors
external to the AD7856 as well as calibrate the errors of the
AD7856 itself. The maximum calibration range specified for the
system offset errors is
±
3.75% of V
REF
but typically is
±
5% and
for the system gain errors is
±
1.875% of V
REF
. Therefore, under
worst case conditions the maximum allowable system offset
voltage applied between AIN(+) and AIN(–) would be
±
0.0375
×
V
REF
, but under typical conditions this means that the maxi-
mum allowable system offset voltage applied between the AIN(+)
and AIN(–) pins for the calibration to adjust out this error is
±
0.05
×
V
REF
(
i.e., the AIN(+) can be 0.05
×
V
REF
above AIN(–)
or 0.05
×
V
REF
below AIN(–)
). For the System gain error the
maximum allowable system full-scale voltage that can be applied
between AIN(+) and AIN(–) for the calibration to adjust out
this error is V
REF
±
0.01875
×
V
REF
(
i.e., the AIN(+) can be V
REF
+ 0.01875
×
V
REF
above AIN(–) or V
REF
– 0.01875
×
V
REF
above
AIN(–)
). If the system offset or system gain errors are outside
the ranges mentioned the system calibration algorithm will
reduce the errors as much as the trim range allows.
Figures 26 through 28 illustrate why a specific type of system
calibration might be used. Figure 26 shows a system offset cali-
bration (assuming a positive offset) where the analog input
range has been shifted upward by the system offset after the
system offset calibration is completed. A negative offset may
also be accounted for by a system offset calibration.
SYSTEM OFFSET
CALIBRATION
SYS OFFSET
AGND
V
REF
– 1LSB
MAX SYSTEM OFFSET
IS
6
5% OF V
REF
MAX SYSTEM FULL SCALE
IS
6
1.875% FROM V
REF
V
REF
+ SYS OFFSET
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
6
5% OF V
REF
Figure 26. System Offset Calibration
Figure 27 shows a system gain calibration (assuming a system
full scale greater than the reference voltage) where the analog
input range has been increased after the system gain calibration
is completed. A system full-scale voltage less than the reference
voltage may also be accounted for by a system gain calibration.
SYSTEM GAIN
CALIBRATION
V
REF
– 1LSB
AGND
MAX SYSTEM FULL SCALE
IS
6
1.875% FROM V
REF
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
AGND
SYS FS
SYS FS
MAX SYSTEM FULL SCALE
IS
6
1.875% FROM V
REF
Figure 27. System Gain Calibration
Finally, in Figure 28 both the system offset and gain are ac-
counted for by the system offset followed by a system gain cali-
bration. First, the analog input range is shifted upward by the
positive system offset and then the analog input range is ad-
justed at the top end to account for the system full scale.
SYSTEM OFFSET
CALIBRATION
FOLLOWED BY
SYSTEM GAIN
CALIBRATION
SYS OFFSET
AGND
V
REF
– 1LSB
MAX SYSTEM OFFSET
IS
6
5% OF V
REF
MAX SYSTEM FULL SCALE
IS
6
1.875% FROM V
REF
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
6
5% OF V
REF
V
REF
+ SYS OFFSET
SYS FS
MAX SYSTEM FULL SCALE
IS
6
1.875% FROM V
REF
SYS FS
Figure 28. System (Gain + Offset) Calibration
System Gain and Offset Interaction
The inherent architecture of the AD7856 leads to an interaction
between the system offset and gain errors when a system calibra-
tion is performed. Therefore, it is recommended to perform the
cycle of a system offset calibration followed by a system gain
calibration twice. Separate system offset and system gain cali-
brations reduce the offset and gain errors to at least the 14-bit
level. By performing a system offset
CAL
first and a system gain
calibration second, priority is given to reducing the gain error to
zero before reducing the offset error to zero. If the system errors
are small, a system offset calibration would be performed, fol-
lowed by a system gain calibration. If the systems errors are
large (close to the specified limits of the calibration range), this
cycle would be repeated twice to ensure that the offset and gain
errors were reduced to at least the 14-bit level. The advantage of
doing separate system offset and system gain calibrations is that
the user has more control over when the analog inputs need to
be at the required levels, and the
CONVST
signal does not have
to be used.
Alternatively, a system (gain + offset) calibration can be
performed. It is recommended to perform three system (gain +
offset) calibrations to reduce the offset and gain errors to the 14-
bit level. For the system (gain + offset) calibration priority is
given to reducing the offset error to zero before reducing the
gain error to zero. Thus if the system errors are small then two
system (gain + offset) calibrations will be sufficient. If the sys-
tem errors are large (close to the specified limits of the calibra-
tion range) three system (gain + offset) calibrations may be
相關(guān)PDF資料
PDF描述
AD7856AR 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856ARS 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856KR 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856 8-Channel 14 Bit 285 kSPS Sampling ADC(單電源,8通道14位采樣A/D轉(zhuǎn)換器)
AD7858L 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7856ANZ 功能描述:IC ADC 14BIT 8CHAN 5V 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7856AR 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7856AR-REEL 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7856AR-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Tape and Reel
AD7856ARS 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*