- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10228 > AD7854ARZ-REEL (Analog Devices Inc)IC ADC 12BIT PARALLEL LP 28SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7854ARZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT PARALLEL LP 28SOIC |
| 標準包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據接口： | 并聯(lián) |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個偽差分，單極；1 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁
AD7854/AD7854L
–4–
REV. B
Limit at TMIN, TMAX
(A, B, S Versions)
Parameter
5 V
3 V
Units
Description
fCLKIN
2
500
kHz min
Master Clock Frequency
4
MHz max
1.8
MHz max
L Version
t1
3
100
ns min
CONVST Pulsewidth
t2
50
90
ns max
CONVST to BUSY
↑ Propagation Delay
tCONVERT
4.5
s max
Conversion Time = 18 tCLKIN
10
s max
L Version 1.8 MHz CLKIN. Conversion Time = 18 tCLKIN
t3
15
ns min
HBEN to
RD Setup Time
t4
5
ns min
HBEN to
RD Hold Time
t5
0
ns min
CS to RD to Setup Time
t6
0
ns min
CS to RD Hold Time
t7
55
70
ns min
RD Pulsewidth
t8
4
50
ns max
Data Access Time After
RD
t9
5
ns min
Bus Relinquish Time After
RD
40
ns max
t10
60
70
ns min
Minimum Time Between Reads
t11
0
ns min
HBEN to
WR Setup Time
t12
5
ns max
HBEN to
WR Hold Time
t13
0
ns min
CS to WR Setup Time
t14
0
ns max
CS to WR Hold Time
t15
55
70
ns min
WR Pulsewidth
t16
10
ns min
Data Setup Time Before
WR
t17
5
ns min
Data Hold Time After
WR
t18
4
1/2 tCLKIN
ns min
New Data Valid Before Falling Edge of BUSY
t19
50
70
ns min
HBEN High Pulse Duration
t20
50
70
ns min
HBEN Low Pulse Duration
t21
40
60
ns min
Propagation Delay from HBEN Rising Edge to Data Valid
t22
40
60
ns min
Propagation Delay from HBEN Falling Edge to Data Valid
t23
2.5 tCLKIN
ns max
CS
↑ to BUSY ↑ in Calibration Sequence
tCAL
6
31.25
ms typ
Full Self-Calibration Time, Master Clock Dependent (125013
tCLKIN)
tCAL1
6
27.78
ms typ
Internal DAC Plus System Full-Scale Cal Time, Master Clock
Dependent (111124 tCLKIN)
tCAL2
6
3.47
ms typ
System Offset Calibration Time, Master Clock Dependent
(13889 tCLKIN)
NOTES
1Sample tested at +25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V.
2Mark/Space ratio for the master clock input is 40/60 to 60/40.
3The
CONVST pulsewidth here only applies for normal operation. When the part is in power-down mode, a different CONVST pulsewidth applies (see Power-Down
section).
4Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
5t
9 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 9, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
6The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to
the 1.8 MHz master clock.
Specifications subject to change without notice.
TIMING SPECIFICATIONS
1
(AVDD = DVDD = +3.0 V to +5.5 V; fCLKIN = 4 MHz for AD7854 and 1.8 MHz for AD7854L;
TA = TMIN to TMAX, unless otherwise noted)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715AN-5 | IC ADC 16BIT 5V 16-DIP |
| SP483ECN-L/TR | IC TXRX RS485 HALF DUPLEX 8NSOIC |
| LTC1412IG#TRPBF | IC A/D CONV 12BIT SAMPLNG 28SSOP |
| LTC2256CUJ-12#TRPBF | IC ADC 12BIT 25MSPS 1.8V 40-QFN |
| SP483CN-L/TR | IC TXRX RS485 HALF DUPLEX 8NSOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7854BR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Parallel 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:12-BIT SINGLE CH.PARALLEL ADC I.C. - Bulk |
| AD7854BR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Parallel 28-Pin SOIC W T/R |
| AD7854BRZ | 功能描述:IC ADC 12BIT PARALLEL LP 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7854L | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。