參數(shù)資料
型號(hào)： AD7853LBNZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/34頁(yè)
文件大小： 0K
描述： IC ADC 12BIT SRL 200KSPS 24-DIP
標(biāo)準(zhǔn)包裝： 15
位數(shù)： 12
采樣率（每秒）： 100k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 33mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 通孔
封裝/外殼： 24-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 24-PDIP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極
REV. B
–26–
AD7853/AD7853L
The most important point about these two modes of operation
mode is that the result of the current conversion is clocked
out during the same conversion and a write to the part dur-
ing this conversion is for the next conversion. The arrangement
is shown in Figure 37. Figure 38 and Figure 39 show more
detailed timing for the arrangement of Figure 37.
WRITE N+1
CONVERSION N
READ N
5 s
WRITE N+2
CONVERSION N+1
READ N+1
WRITE N+3
CONVERSION N+2
READ N+2
5 s
THE CONVERSION RESULT DUE TO
WRITE N+1 IS READ HERE
5 s
Figure 37.
t
1
CONVST
(I/P)
SCLK
(O/P)
CONVERSION ENDS
4.6 s LATER
SERIAL READ
AND WRITE
OPERATIONS
OUTPUT SERIAL SHIFT
REGISTER IS RESET
READ OPERATION
SHOULD END 500ns
PRIOR TO NEXT RISING
400ns MIN
BUSY
(O/P)
SYNC
(O/P)
CONVERSION IS INITIATED
AND TRACK/HOLD GOES
INTO HOLD
EDGE OF
CONVST
t
1 = 100ns MIN
t
CONVERT = 4.6 s
Figure 38. Mode 4, 5 Timing Diagram (SM1 = 1, SM2 = 1
and 0)
In Figure 38 the first point to note is that the BUSY,
SYNC,
and SCLK are all outputs from the AD7853/AD7853L with the
CONVST being the only input signal. Conversion is initiated
with the
CONVST signal going low. This CONVST falling
edge also triggers the BUSY to go high. The
CONVST signal
rising edge triggers the
SYNC to go low after a short delay
(0.5 tCLKIN to 1.5 tCLKIN typically) after which the SCLK will
clock out the data on the DOUT pin during conversion. The
data on the DIN pin is also clocked in to the AD7853/AD7853L
by the same SCLK for the next conversion. The read/write
operations must be complete after sixteen clock cycles (which
takes 4.6
s approximately from the rising edge of CONVST assum-
ing a 4 MHz CLKIN). At this time the conversion will be com-
plete, the
SYNC will go high, and the BUSY will go low. The
next falling edge of the
CONVST must occur at least 400 ns
after the falling edge of BUSY to allow the track/hold amplifier
adequate acquisition time as shown in Figure 38. This gives a
throughput time of 5
s. The maximum throughput rate in this
case is 200 kHz (AD7853) and 100 kHz (AD7853L).
In these interface modes the part is now the master and the DSP
is the slave. Figure 39 is an expansion of Figure 38. The
AD7853/AD7853L will ensure
SYNC goes low after the rising
edge C of the continuous SCLK (Interface Mode 5) in Figure
39. Only in the case of a noncontinuous SCLK (Interface Mode
4) will the time t4 apply. The first data bit is clocked out from
the falling edge of
SYNC. The SCLK rising edge clocks out all
subsequent bits on the DOUT pin. The input data present on
the DIN pin is clocked in on the rising edge of the SCLK. The
POLARITY pin may be used to change the SCLK edge which
the data is sampled on and clocked out on. The
SYNC will go
high after the 16th SCLK rising edge and before the falling edge
D of the continuous SCLK in Figure 39. This ensures the part
will not clock in an extra bit from the DIN pin or clock out an
extra bit on the DOUT pin.
If the user has control of the
CONVST pin but does not want to
exercise it for every conversion, the control register may be used
to start a conversion. Setting the CONVST bit in the control
register to 1 starts a conversion. If the user does not have con-
trol of the
CONVST pin, a conversion should not be initiated
by writing to the control register. The reason for this is that the
user may get “l(fā)ocked out” and not be able to perform any fur-
ther write/read operations. When a conversion is started by
writing to the control register, the
SYNC goes low and read/
write operations take place while the conversion is in progress.
However, once the conversion is complete, there is no way of
writing to the part unless the
CONVST pin is exercised. The
CONVST signal triggers the SYNC signal low which allows
read/write operations to take place.
SYNC must be low to per-
form read/write operations. The
SYNC is triggered low by the
CONVST signal rising edge or setting the CONVST bit in the
control register to 1. Therefore if there is not full control of the
CONVST pin the user may end up getting “l(fā)ocked out.”
DOUT (O/P)
SCLK (O/P)
SYNC (O/P)
DIN (I/P)
t
8
POLARITY PIN
LOGIC HIGH
1
23
4
5
6
16
DB0
DB15
DB14
DB13
DB12
DB11
DB10
DB0
THREE-
STATE
THREE-
STATE
DB11
DB10
DB14
DB13
DB12
t
6
t
10
t
9
t
12
t
11A
t
4
t
5
DB15
t
8
t
7
C
D
t
4 = 0.6tSCLK (NONCONTINUOUS SCLK), t6 = 75/115 MAX (5V/3V),
t
7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V), t11A = 50ns MAX
Figure 39. Timing Diagram for Read/Write with
SYNC Output and SCLK Output (Continuous and Noncontinuous)
(i.e., Operating Mode Numbers 4 and 5, SM1 = 1, SM2 = 1 and 0)
相關(guān)PDF資料
PDF描述
MS3100E28-11S CONN RCPT 22POS WALL MNT W/SCKT
ADM3232EARWZ-REEL IC RCVR/LINEDRIVER RS232 16SOIC
MS27467T13F8SC CONN PLUG 8POS STRAIGHT W/SCKT
VE-25J-IU-F2 CONVERTER MOD DC/DC 36V 200W
MS27508E20F41PA CONN RCPT 41POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7853LBR 制造商:Rochester Electronics LLC 功能描述:SELF CAL. SERIAL 12 BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:
AD7853LBR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SELF CAL. SERIAL 12 BIT ADC I.C. - Tape and Reel
AD7853LBRZ 功能描述:IC ADC 12BIT SRL 200KSPS 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:-
AD7853LBRZ-REEL 功能描述:IC ADC 12BIT SRL 200KSPS 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7854 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*