- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10329 > AD7810YRMZ-REEL7 (Analog Devices Inc)IC ADC 10BIT SRL HS LP 8MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7810YRMZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT SRL HS LP 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 350k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個偽差分，單極 |
AD7810
–6–
REV. B
CIRCUIT DESCRIPTION
Converter Operation
The AD7810 is a successive approximation analog-to-digital
converter based around a charge redistribution DAC. The ADC
can convert analog input signals in the range 0 V to VDD. Fig-
ures 4 and 5 below show simplified schematics of the ADC.
Figure 4 shows the ADC during its acquisition phase. SW2 is
closed and SW1 is in Position A; the comparator is held in a
balanced condition; and the sampling capacitor acquires the
signal on VIN+.
VDD/3
VIN+
CHARGE
REDISTRIBUTION
DAC
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
ACQUISITION
PHASE
SW2
A
SW1
B
VIN–
Figure 4. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 5), SW2 will
open and SW1 will move to Position B, causing the comparator
to become unbalanced. The control logic and the charge redis-
tribution DAC are used to add and subtract fixed amounts of
charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is rebal-
anced, the conversion is complete. The control logic generates
the ADC output code. Figure 11 shows the ADC transfer function.
VDD/3
VIN+
CHARGE
REDISTRIBUTION
DAC
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
CONVERSION
PHASE
SW2
A
SW1
B
VIN–
Figure 5. ADC Conversion Phase
TYPICAL CONNECTION DIAGRAM
Figure 6 shows a typical connection diagram for the AD7810. The
serial interface is implemented using two wires; the rising edge
of CONVST enables the serial interface—see Serial Interface
section for more details. VREF is connected to a well decoupled
VDD pin to provide an analog input range of 0 V to VDD. When
VDD is first connected, the AD7810 powers up in a low current
mode, i.e., power-down. A rising edge on the CONVST input
will cause the part to power up—see Operating Modes. If power
consumption is of concern, the automatic power-down at the
end of a conversion should be used to improve power perfor-
mance. See Power vs. Throughput Rate section of the data sheet.
DOUT
SCLK
VREF
AGND
VDD
VIN+
VIN–
CONVST
SUPPLY
2.7V TO 5.5V
0V TO VREF
INPUT
AD7810
0.1 F
10 F
TWO WIRE
SERIAL
INTERFACE
C/ P
Figure 6. Typical Connection Diagram
Analog Input
Figure 7 shows an equivalent circuit of the analog input struc-
ture of the AD7810. The two diodes, D1 and D2, provide ESD
protection for the analog inputs. Care must be taken to ensure
that the analog input signal never exceeds the supply rails by
more than 200 mV. This will cause these diodes to become
forward biased and start conducting current into the substrate.
The maximum current these diodes can conduct without caus-
ing irreversible damage to the part is 20 mA. The capacitor C2
is typically about 4 pF and can be primarily attributed to pin
capacitance. The resistor R1 is a lumped component made up of
the on resistance of a multiplexer and a switch. This resistor is
typically about 125
. The capacitor C1 is the ADC sampling
capacitor and has a capacitance of 3.5 pF.
VDD
VIN+
C1
3.5pF
R1
125
VDD/3
D2
D1
C2
4pF
CONVERT PHASE – SWITCH OPEN
ACQUISITION PHASE – SWITCH CLOSED
Figure 7. Equivalent Analog Input Circuit
The analog input of the AD7810 is made up of a pseudo differ-
ential pair. VIN+ pseudo differential with respect to VIN–. The
signal is applied to VIN+, but in the pseudo differential scheme
the sampling capacitor is connected to VIN– during conversion
(see Figure 8). This input scheme can be used to remove offsets
that exist in a system. For example, if a system had an offset of
0.5 V, the offset could be applied to VIN– and the signal applied
to VIN+. This has the effect of offsetting the input span by 0.5 V.
It is only possible to offset the input span when the reference
voltage (VREF) is less than VDD – VOFFSET.
VDD/3
VIN+
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
SAMPLING
CAPACITOR
CONVERSION
PHASE
SW2
VIN–
CHARGE
REDISTRIBUTION
DAC
VOFFSET
VIN(+)
VOFFSET
Figure 8. Pseudo Differential Input Scheme
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B2R-IX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
| D38999/26FA98SBLC | CONN HSG PLUG 3POS STRGHT SCKT |
| VI-B2R-IW-B1 | CONVERTER MOD DC/DC 7.5V 100W |
| LTC2430CGN#TRPBF | IC ADC 20BIT DIFFINPUT/REF16SSOP |
| VI-B2P-IX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7810YR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin SOIC N T/R |
| AD7810YR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 350KSPS 10-BIT SERL 8SOIC N - Tape and Reel |
| AD7810YRZ | 功能描述:IC ADC 10BIT SRL HS LP 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7810YRZ | 制造商:Analog Devices 功能描述:IC, ADC, 10BIT, 350KSPS, SOIC-8 |
| AD7810YRZ-REEL | 功能描述:IC ADC 10BIT SRL HS LP 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。