參數(shù)資料
型號: AD7789BRMZ
廠商: Analog Devices Inc
文件頁數(shù): 4/20頁
文件大小: 0K
描述: IC ADC 24BIT LP 10-MSOP
標準包裝: 50
位數(shù): 24
采樣率(每秒): 16.6
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 230µW
電壓電源: 單電源
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
輸入數(shù)目和類型: 1 個差分,單極;1 個差分,雙極
產(chǎn)品目錄頁面: 779 (CN2011-ZH PDF)
AD7788/AD7789
Rev. B | Page 12 of 20
Table 8. Register Selection
RS1
RS0
Register
Register Size
0
Communications register during a write operation
8-bit
0
Status register during a read operation
8-bit
0
1
Mode register
8-bit
1
0
Reserved
8-bit
1
Data register
16-bit (AD7788)
24-bit (AD7789)
Table 9. Channel Selection
CH1
CH0
Channel
0
AIN(+) AIN()
0
1
Reserved
1
0
AIN() AIN()
1
VDD monitor
STATUS REGISTER
(RS1, RS0 = 0, 0; Power-On/Reset = 0x88 for AD7788 and 0x8C for AD7789)
The status register is an 8-bit, read only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS1 and Bit RS0 with 0. Table 10 outlines the bit designations for the status register.
SR0 through SR7 indicate the bit locations, SR denoting the bits are in the status register. SR7 denotes the first bit of the data stream. The
number(s) in brackets indicates the power-on/reset default status of that bit.
MSB
LSB
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY[1]
ERR[0]
0[0]
1[1]
WL[1/0]
CH1[0]
CH0[0]
Table 10. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready Bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically
after the ADC data register has been read or a period of time before the data register is updated with a
new conversion result to tell the user not to read the conversion data. It is also set when the part is
placed in power-down mode. The end of a conversion is indicated by the DOUT/RDY pin. This pin can be
used as an alternative to the status register for monitoring the ADC for conversion data.
SR6
ERR
ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written
to the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange, under-
range. Cleared by a write operation to start a conversion.
SR5
0
This bit is cleared automatically.
SR4
0
This bit is cleared automatically.
SR3
1
This bit is set automatically.
SR2
WL
AD7788/AD7789 Identifier. This bit is cleared automatically if the device is an AD7788 and it is set
automatically if the device is an AD7789. This bit is used to distinguish between the AD7788 and
AD7789.
SR1 to SR0
CH1 to CH0
These bits indicate which channel is being converted by the ADC.
相關(guān)PDF資料
PDF描述
LT1720CS8#TR IC COMP DUAL R-R 4MA 4.5NS 8SOIC
LTC1445IS#TRPBF IC COMP W/REF LOWPWR QUAD 16SOIC
CS5530-ISZ IC ADC 24BIT 1CH W/LNA 20SSOP
LTC1443IS#TRPBF IC COMP W/REF LOWPWR QUAD 16SOIC
XRD8785AID-F IC ADC 8BIT PAR 15MSPS 24SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7789BRMZ-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD779 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 128 kSPS Complete Sampling ADC
AD7790 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-Bit Buffered Sigma-Delta ADC
AD779-05A6 制造商: 功能描述: 制造商:undefined 功能描述:
AD7790B 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-Bit Buffered Sigma-Delta ADC