TIMING CHARACTERISTICS1, 2 (VDD = 2." />
參數(shù)資料
型號(hào): AD7782BRU-REEL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/12頁(yè)
文件大?。?/td> 0K
描述: IC ADC 24BIT 2CH 16-TSSOP T/R
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 24
采樣率(每秒): 19.79
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 3.9mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)差分,單極;2 個(gè)差分,雙極
–4–
TIMING CHARACTERISTICS1, 2
(VDD = 2.7 V to 3.6 V or VDD = 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz; Input Logic 0 = 0 V,
Logic 1 = VDD unless otherwise noted.)
Limit at TMIN, TMAX
Parameter
(B Version)
Unit
Conditions/Comments
t1
30.5176
s typ
Crystal Oscillator Period
tADC
50.54
ms typ
19.79 Hz Update Rate
t2
0
ns min
CH1/CH2 Select to CS Setup Time
t3
0
ns min
CS Falling Edge to DOUT Active
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t4
2
× t ADC
ns typ
Channel Settling Time
t5
3
0
ns min
SCLK Active Edge to Data Valid Delay4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t8
5
10
ns min
Bus Relinquish Time after
CS Inactive Edge
80
ns max
t9
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time
t10
10
ns min
SCLK Inactive to DOUT High
80
ns max
Slave Mode Timing
t6
100
ns min
SCLK High Pulsewidth
t7
100
ns min
SCLK Low Pulsewidth
Master Mode Timing
t6
t1/2
s typ
SCLK High Pulsewidth
t7
t1/2
s typ
SCLK Low Pulsewidth
t11
t1/2
s min
DOUT Low to First SCLK Active Edge
4
3t1/2
s max
NOTES
1 Sample tested during initial release to ensure compliance. All input signals are specified with t
R = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 See Figure 2.
3 These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
4 SCLK active edge is falling edge of SCLK.
5These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part
and as such are independent of external bus loading capacitances.
TO OUTPUT
PIN
50pF
ISINK (1.6mA WITH VDD = 5V
100 A WITH VDD = 3V)
1.6V
ISOURCE( 200 A WITH VDD = 5V
100 A WITH VDD = 3V)
Figure 1. Load Circuit for Timing Characterization
AD7782
REV. A
相關(guān)PDF資料
PDF描述
VI-203-MX-S CONVERTER MOD DC/DC 24V 75W
A4MBAU CONN PLUG CORD MALE 4PIN BLK/AU
VI-202-MX-S CONVERTER MOD DC/DC 15V 75W
LTC2356CMSE-12#PBF IC ADC 12BIT 3.5MSPS 10-MSOP
VE-24X-CU-S CONVERTER MOD DC/DC 5.2V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7782BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 20sps 24-bit Serial 16-Pin TSSOP T/R
AD7782BRUZ 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7782BRUZ-REEL 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7782BRUZ-REEL7 功能描述:IC ADC 24BIT 2CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
AD7783 制造商:AD 制造商全稱:Analog Devices 功能描述:Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources