參數(shù)資料
型號(hào): AD7778ASZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 12/12頁(yè)
文件大?。?/td> 0K
描述: IC ADC 10BIT 8CHAN HS 44-MQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 10
采樣率(每秒): 378k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 托盤(pán)
輸入數(shù)目和類(lèi)型: 8 個(gè)單端,單極
AD7776/AD7777/AD7778
–9–
REV. A
Table I. AD7776/AD7777/AD7778 Truth Table for Microprocessor Interfacing
CS
RD
WR
DB0–DB9
Function/Comments
1X
*
X
*
High Z
Data Port High Impedance
01
j
CR Data
Load control register (CR) data to control register and start a conversion.
0
k
1
ADC Data
ADC data placed on data bus. Depending upon location CR6 of the control register, one or two
Read instructions are required.
If CR6 is low, i.e., single-channel conversion selected, a read instruction returns the contents of
ADCREG1. Succeeding read instructions continue to return the contents of ADCREG1.
If CR6 is high, i.e., simultaneous sampling (double conversion) selected, the first read instruction
returns the contents of ADCREG1 while the second read instruction returns the contents of
ADCREG2. A third read instruction returns ADCREG1 again, the fourth ADCREG2, etc.
*X = Don’t Care
DESIGN INFORMATION
Layout Hints
Ensure that the layout for the printed circuit board has the digi-
tal and analog grounds separated as much as possible. Take care
not to run any digital track alongside an analog signal track.
Guard (screen) the analog input(s) with RTN.
Establish a single-point analog ground separate from the logic
system ground and as close as possible to the AD7776/AD7777/
AD7778. Both the RTN and AGND pins on the AD7776/
AD7777/AD7778 and all other signal grounds should be con-
nected to this single point analog ground. In turn, this star
ground should be connected to the digital ground at one point
only—preferably at the low impedance power supply itself.
Low impedance analog and digital power supply common returns
are important for correct operation of the devices, so make the
foil width for these tracks as wide as possible.
To ensure a low impedance +5 V power supply at the actual VCC
pin, it is necessary to use bypass capacitors from the pin itself to
DGND. A 4.7
F tantalum capacitor in parallel with a 0.1 F
ceramic capacitor is sufficient.
ADC Corruption
Executing a read instruction to the AD7776/AD7777/AD7778
while a conversion is in progress immediately halts the conversion
and returns invalid data over the data bus. The
BUSY/ INT
output pin should be monitored closely and all read instructions
to the AD7776/AD7777/AD7778 prevented while this output
shows that a conversion is in progress.
Executing a write instruction to the AD7776/AD7777/AD7778
while a conversion is in progress immediately halts the conversion,
while the falling edge of
WR driving the BUSY/INT output high.
The analog input(s) is sampled as normal, and a new conversion
sequence (dependent upon CR6) is started.
ADC Conversion Time
Although each conversion takes only 14 CLKIN cycles, it can take
between 4.5 and 5.5 CLKIN cycles to acquire the analog input(s)
after the
WR input goes high and before any conversions start.
TERMINOLOGY
Relative Accuracy
For the AD7776/AD7777/AD7778, relative accuracy or endpoint
nonlinearity is the maximum deviation, in LSBs, of the ADC’s
actual code transition points from a straight line drawn between
the endpoints of the ADC transfer function.
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified maximum differential nonlinearity of
±1 LSB
ensures no missed codes.
Bias Offset Error
For an ideal 10-bit ADC, the output code for an input voltage
equal to VBIAS should be midscale. The bias offset error is the
difference between the actual midpoint voltage for midscale code
and VBIAS, expressed in LSBs.
Bias Offset Error Match
This is a measure of how closely the bias offset errors of all
channels track each other. The bias offset error match of any
channel must be no further away than 10 LSBs from the bias
offset error of any other channel, regardless of whether the
channels are independently sampled or simultaneously sampled.
Plus and Minus Full-Scale Error
The input channels of the ADC can be considered to have
bipolar (positive and negative) input ranges, but are referred to
VBIAS (or REFIN) instead of AGND. Positive full-scale error for
the ADC is the difference between the actual input voltage
required to produce the plus full-scale code transition and the ideal
input voltage (VBIAS + VSWING –1.5 LSB), expressed in LSBs.
Minus full-scale error is similarly specified for the minus full-scale
code transition, relative to the ideal input voltage for this
transition (VBIAS – VSWING + 0.5 LSB). Note that the full-scale
errors for the ADC input channels are measured after their
respective bias offset errors have been adjusted out.
Plus and Minus Full-Scale Error Match
This is a measure of how closely the full-scale errors of all
channels track each other. The full-scale error match of any channel
must be no further away than 10 LSBs from the respective
full-scale error of any other channel, regardless of whether the
channels are independently sampled or simultaneously sampled.
相關(guān)PDF資料
PDF描述
VI-223-IW-F4 CONVERTER MOD DC/DC 24V 100W
LTC2247IUH#TRPBF IC ADC 14BIT 40MSPS SAMPL 32-QFN
VI-223-IW-F2 CONVERTER MOD DC/DC 24V 100W
VE-BN0-MW-F2 CONVERTER MOD DC/DC 5V 100W
AD7858BR IC ADC 12BIT 8CH SRL 24-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7779ACPZ 功能描述:24 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LFCSP (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤(pán) 零件狀態(tài):有效 位數(shù):24 采樣率(每秒):16k 輸入數(shù):8 輸入類(lèi)型:差分,單端 數(shù)據(jù)接口:串行 配置:PGA-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類(lèi)型:外部, 內(nèi)部 電壓 - 電源,模擬:±1.65V,2.2 V ~ 3.6 V 電壓 - 電源,數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤(pán) 供應(yīng)商器件封裝:64-LFCSP(9x9) 標(biāo)準(zhǔn)包裝:1
AD7779ACPZ-RL 功能描述:IC ADC 24BIT 16KSPS 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:2,500
AD7780 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, Pin-Programmable, Ultralow Power Sigma-Delta ADC
AD7780BRUZ 功能描述:IC ADC 24BIT 1CH LP SD 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
AD7780BRUZ-REEL 功能描述:IC ADC 24BIT 1CH LP SD 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494