參數(shù)資料
型號: AD7764BRUZ
廠商: Analog Devices Inc
文件頁數(shù): 17/33頁
文件大?。?/td> 0K
描述: IC ADC 24BIT S/D 312KSPS 28TSSOP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 312k
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 371mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
輸入數(shù)目和類型: 1 個差分,單極;1 個差分,雙極
產(chǎn)品目錄頁面: 779 (CN2011-ZH PDF)
AD7764
Rev. A | Page 23 of 32
POWER MODES
Low Power Mode
During power-up, the AD7764 defaults to operate in normal
power mode. There is no register write required.
The AD7764 also offers low power mode. To operate the device
in low power mode, the user sets the LPWR bit in the control
register to logic high (see Figure 43). Operating the AD7764 in
low power mode has no impact on the output data rate or
available bandwidth.
SCO (O)
CONTROL REGISTER
ADDRESS 0x0001
LOW POWER MODE
DATA 0x0010
FSI (I)
SDI (I)
32 ×
tSCO
06518-
017
Figure 43. Write Scheme for Low Power Mode
RESET/
The AD7764 features a
PWRDWN Mode
RESET/PWRDWN pin. Holding the
input to this pin logic low places the AD7764 in power-down
mode. All internal circuitry is reset. Apply a RESET pulse to the
AD7764 after initial power-up of the device.
The AD7764 RESET pin is polled by the rising edge of MCLK.
The AD7764 device goes into reset when an MCLK rising
senses the RESET input signal to be logic low. AD7764 comes
out of RESET on the first MCLK rising edge that senses RESET
The best practice is to ensure that all transitions of
to be logic high.
RESET
occur synchronously with the falling edge of MCLK; otherwise,
adhere to the timing requirements shown in Figure 44.
RESET should be kept at logic low for a minimum of one
MCLK period for a valid reset to occur.
In cases where multiple AD7764 devices are being synchronized
using the SYNC pulse and in the case of daisy chaining multiple
AD7764 devices, a common RESET pulse must be provided in
addition to the common
06518-
304
MCLK
tR MIN
1 ×
tMCLK
tR HOLD
tR SETUP
RESET
SYNC and MCLK signals.
Figure 44. RESET
DECIMATION RATE PIN
Timing Synchronous to MCLK
The decimation rate of the AD7764 is selected using the
DEC_RATE pin. Table 11 shows the voltage input settings
required for each of the three decimation rates.
Table 11. DEC_RATE Pin Settings
Decimate
DEC_RATE Pin
Maximum Output Data Rate
64×
DV
DD
312.5 kHz
128×
Floating
156.25 kHz
256×
GND
78.125 kHz
相關(guān)PDF資料
PDF描述
AD7357BRUZ IC ADC DUAL14BIT 4.2MSPS 16TSSOP
AD7731BRZ IC ADC 24BIT SIGMA-DELTA 24-SOIC
LTC2355IMSE-14#PBF IC ADC 14BIT 3.5MSPS 10-MSOP
MAX9092AUA+T IC COMPARATOR GP DUAL 8UMAX
VI-B13-MX-F4 CONVERTER MOD DC/DC 24V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7764BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7765 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7765_07 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 156 kSPS, 112 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface
AD7765BRUZ 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7765BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極