- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1892 > AD7747ARUZ-REEL7 (Analog Devices Inc)IC CONV CAP TO DIG 24BIT 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7747ARUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONV CAP TO DIG 24BIT 16TSSOP |
| 標準包裝： | 1,000 |
| 類型： | 電容數(shù)字轉(zhuǎn)換器 |
| 分辨率（位）： | 24 b |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 單電源 |
| 電源電壓： | 2.7 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-AD7747EBZ-ND - BOARD EVAL FOR AD7747 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7747
Rev. 0 | Page 23 of 28
CAPDIFF = 1
±8pF
CDC
CAPDAC(+)
17pF
CAPDAC(–)
17pF
05
46
9-
0
21
CY
17pF
SHLD
CIN(+)
CIN(–)
0x000000
TO
0xFFFFFF
DATA
CX
9 TO 25pF
(17pF ± 8pF)
Figure 32. Using CAPDAC in Differential Configuration
PARASITIC CAPACITANCE
The CDC architecture used in the AD7747 measures the
capacitance CX connected between the CIN pin and ground.
Most applications use the active shield to avoid external influ-
ences during the CDC. However, any parasitic capacitance, CP,
as shown in Figure 33, can affect the CDC result.
DATA
CDC
SHLD
CIN
CX
CP1
CP2
CP3
05
46
9-
0
41
Figure 33. Parasitic Capacitance
A parasitic capacitance, CP1, coupled in between CIN and
ground adds directly to the value of the capacitance CX and,
therefore, the CDC result is: DATA ≈ CX + CP1. An offset cali-
bration might be sufficient to compensate for a small parasitic
capacitance (CP1 ≤ 1pF). For a larger parasitic capacitance, the
CAPDAC can be used to compensate, followed by an offset
calibration to ensure the full range of ±8pF is available for
the system.
Other parasitic capacitances, such as CP2 between active shield
and ground as well as CP3 between the CIN pin and SHLD,
could influence the conversion result. However, the graphs in
the Typical Performance Characteristics section show that the
effect of parasitic capacitance of type CP2/CP3 below 250 pF is
by CP3.
PARASITIC RESISTANCE
DATA
CDC
SHLD
CIN
CX
RP1
RP3
RP2
05
64
9-
0
42
Figure 34. Parasitic Resistance on CIN
Parasitic resistances, as shown in Figure 34, cause leakage
currents, which affect the CDC result. The AD7747 CDC
measures the charge transfer between the CIN pin and ground.
Any resistance connected in parallel to the measured
capacitance, CX, such as the parasitic resistance, RP1, also
transfers charge. Therefore, the parallel resistor is seen as an
additional capacitance in the output data. A resistance in the
range of RP1 ≥ 10 MΩ causes an offset error in the CDC result.
An offset calibration can be used to compensate for the effect of
small leakage currents. A higher leakage current to ground,
RP1 ≤ 10 MΩ, results in a gain error, an offset error, and a
nonlinearity error. See Figure 10 in the Typical Performance
Characteristics section.
A parasitic resistance, R P2, between SHLD and ground, as well
as RP3 between the CIN pin and the active shield, as shown in
Figure 34, cause a leakage current, which affects the CDC result
and is seen as an offset in the data. An offset calibration can be
used to compensate for effect of the small leakage current
Characteristics section.
PARASITIC SERIAL RESISTANCE
DATA
CDC
SHLD
CIN
CX
RS
0
54
69
-04
3
Figure 35. Parasitic Serial Resistance
The AD7747 CDC result is affected by a resistance in series
with the measured capacitance. The serial resistance should be
less than 10 kΩ for the specified performance. See Figure 14 in
the Typical Performance Characteristics section.
CAPACITIVE GAIN CALIBRATION
The AD7747 gain is factory calibrated for the full scale of
±8.192 pF in the production for each part individually. The
factory gain coefficient is stored in a one-time programmable
(OTP) memory and is copied to the capacitive gain register at
power-up or after reset.
The gain can be changed by executing a capacitance gain calibra-
tion mode, for which an external full-scale capacitance needs
to be connected to the capacitance input, or by writing a user
value to the capacitive gain register. This change would be only
temporary, and the factory gain coefficient would be reloaded
back after power-up or reset. The part is tested and specified for
use only with the default factory calibration coefficient.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7808BR | IC DAC 10BIT 3.3V OCTAL 24-SOIC |
| AD7849CR | IC DAC 16BIT SRL INP 20-SOIC |
| AD7868BNZ | IC I/O PORT 12BIT ANLG 24-DIP |
| AD7869JRZ | IC I/O PORT 14BIT ANLG 28SOIC |
| AD7874SE | IC DAS 12BIT 4CH 5V 28-CLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7748BSTZ | 制造商:Analog Devices 功能描述: |
| AD774B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit A/D Converters |
| AD774BAD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD774BAR | 功能描述:IC ADC 12BIT W/BUFF REF 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。