參數資料
型號: AD7731BRU-REEL7
廠商: Analog Devices Inc
文件頁數: 25/44頁
文件大?。?/td> 0K
描述: IC ADC 24BIT SIGMA-DELTA 24TSSOP
標準包裝: 1,000
位數: 24
采樣率(每秒): 6.4k
數據接口: DSP,串行,SPI?
轉換器數目: 1
功率耗散(最大): 125mW
電壓電源: 模擬和數字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 24-TSSOP
包裝: 帶卷 (TR)
輸入數目和類型: 3 個差分,單極;3 個差分,雙極;5 個偽差分,單極;5 個偽差分,雙極
配用: EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731
AD7731
–31–
REV. 0
The system full-scale calibration needs to be performed as one
part of a two part full calibration. However, once a full calibra-
tion has been performed, additional system full-scale calibra-
tions can be performed by themselves to adjust the part’s gain
calibration point only. When performing a two-step full calibra-
tion, care should be taken as to the sequence in which the two
steps are performed. A system full-scale calibration should not
be carried out unless the part contains valid zero-scale coeffi-
cients. Therefore, an internal zero-scale calibration or a system
zero-scale calibration must be performed before the system full-
scale calibration when a full two-step calibration operation is
being performed.
Span and Offset Limits
Whenever a system calibration mode is used, there are limits on
the amount of offset and span that can be accommodated. The
overriding requirement in determining the amount of offset and
gain that can be accommodated by the part is the requirement
that the positive full-scale calibration limit is
≤ 1.05 × FS, where
FS is 20 mV through 1.28 V depending on the RN2, RN1, RN0
bits in the Mode Register. This allows the input range to go 5%
above the nominal range. The built-in headroom in the AD7731’s
analog modulator ensures that the part will still operate correctly
with a positive full-scale voltage that is 5% beyond the nominal.
The range of input span in both the unipolar and bipolar modes
has a minimum value of 0.8
× FS and a maximum value of
2.1
× FS. However, the span (which is the difference between
the bottom of the AD7731’s input range and the top of its input
range) has to take into account the limitation on the positive
full-scale voltage. The amount of offset which can be accommo-
dated depends on whether the unipolar or bipolar mode is being
used. Once again, the offset has to take into account the limita-
tion on the positive full-scale voltage. In unipolar mode, there is
considerable flexibility in handling negative (with respect to
AIN[–]) offsets. In both unipolar and bipolar modes, the range
of positive offsets that can be handled by the part depends on
the selected span. Therefore, in determining the limits for sys-
tem zero-scale and full-scale calibrations, the user has to ensure
that the offset range plus the span range does not exceed
1.05
× FS. This is best illustrated by looking at a few examples.
If the part is used in unipolar mode with a required span of
0.8
× FS, the offset range the system calibration can handle is
from –1.05
× FS to +0.25 × FS. If the part is used in unipolar
mode with a required span of FS, the offset range the system
calibration can handle is from –1.05
× FS to +0.05 × FS. Simi-
larly, if the part is used in unipolar mode and required to remove
an offset of 0.2
× FS, the span range the system calibration can
handle is 0.85
× FS.
If the part is used in bipolar mode with a required span of
±0.4 × FS, the offset range the system calibration can handle is
from –0.65
× FS to +0.65 × FS. If the part is used in bipolar
mode with a required span of
±FS, the offset range the system
calibration can handle is from –0.05
× FS to +0.05 × FS. Simi-
larly, if the part is used in bipolar mode and required to remove
an offset of
±0.2 × FS, the span range the system calibration can
handle is
±0.85 × FS. Figure 14 summarizes the span and offset
ranges.
UPPER LIMIT. AD7731’s INPUT
VOLTAGE CANNOT EXCEED THIS
0V DIFFERENTIAL
1.05
FS.
NOMINAL ZERO-SCALE POINT
–1.05
FS.
LOWER LIMIT. AD7731’s INPUT
VOLTAGE CANNOT EXCEED THIS
AD7731
INPUT RANGE
(0.8
FS TO
2.1
FS)
GAIN CALIBRATIONS EXPAND OR
CONTRACT THE AD7731’s INPUT
RANGE
ZERO-SCALE CALIBRATIONS
MOVE INPUT RANGE UP OR DOWN
Figure 14. Span and Offset Limits
Power-Up and Calibration
On power-up, the AD7731 performs an internal reset that sets
the contents of the internal registers to a known state. There are
default values loaded to all registers after a power-on or reset.
The default values contain nominal calibration coefficients for
the calibration registers. However, to ensure correct calibration
for the device, a calibration routine should be performed after
power-up.
The power dissipation and temperature drift of the AD7731 are
low and no warm-up time is required before the initial calibra-
tion is performed. However, if an external reference is being
used, this reference must have stabilized before calibration is
initiated. Similarly, if the clock source for the part is generated
from a crystal or resonator across the MCLK pins, the start-up
time for the oscillator circuit should elapse before a calibration
is initiated on the part (see below).
Drift Considerations
The AD7731 uses chopper stabilization techniques to minimize
input offset drift. Charge injection in the analog multiplexer and
dc leakage currents at the analog input are the primary sources
of offset voltage drift in the part. The dc input leakage current is
essentially independent of the selected gain. Gain drift within
the converter depends primarily upon the temperature tracking
of the internal capacitors. It is not affected by leakage currents.
When operating the part in CHOP mode (CHP = 1), the signal
chain including the first-stage filter is chopped. This chopping
reduces the overall offset drift to 5 nV/
°C. When operating in
CHOP mode, it is recommended to calibrate the AD7731 only
after power-up or reset to achieve the optimum drift perfor-
mance from the part. Integral and differential linearity errors are
not significantly affected by temperature changes.
Care must also be taken with external drift effects in order to
achieve optimum drift performance. The user has to be espe-
cially careful to avoid, as much as possible, thermocouple effects
from junctions of different materials. Devices should not be
placed in sockets when evaluating temperature drift, there should
be no links in series with the analog inputs and care must be
taken as to how the input voltage is applied to the input pins.
The true offset drift of the AD7731 itself can be evaluated by
performing temperature drift testing of the part with the
AIN(–)/AIN(–) input channel arrangement (i.e., internal
shorted input, test mode).
REV. A
相關PDF資料
PDF描述
VI-BNM-IV-S CONVERTER MOD DC/DC 10V 150W
AD7731BR-REEL IC ADC 24BIT SIGMA-DELTA 24-SOIC
VI-BNL-IV-S CONVERTER MOD DC/DC 28V 150W
VI-BNK-IV-S CONVERTER MOD DC/DC 40V 150W
AD7934BRU IC ADC 12BIT 4CH 1.5MSPS 28TSSOP
相關代理商/技術參數
參數描述
AD7731BRUZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7731BRUZ-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7731BRUZ-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7731BRZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7731BRZ 制造商:Analog Devices 功能描述:IC ADC 24BIT 5MSPS SOIC-24