參數(shù)資料
型號(hào)： AD7730LBRUZ-REEL
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 6/53頁(yè)
文件大?。?/td> 0K
描述： IC ADC TRANSDUCER BRIDGE 24TSSOP
標(biāo)準(zhǔn)包裝： 2,500
位數(shù)： 24
通道數(shù)： 1
功率（瓦特）： 125mW
電壓 - 電源，模擬： 4.75 V ~ 5.25 V
電壓 - 電源，數(shù)字： 2.7 V ~ 5.25 V
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 帶卷 (TR)
配用： EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730
EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730
AD7730/AD7730L
–14–
Bit
Location
Mnemonic
Description
CR3
ZERO
A zero must be written to this bit to ensure correct operation of the AD7730.
CR2–CR0
RS2–RS0
Register Selection Bits. RS2 is the MSB of the three selection bits. The three bits select
which register type the next read or write operation operates upon as shown in Table VIII.
Table VIII. Register Selection
RS2
RS1
RS0
Register
0
Communications Register (Write Operation)
0
Status Register (Read Operation)
0
1
Data Register
0
1
0
Mode Register
0
1
Filter Register
1
0
DAC Register
1
0
1
Offset Register
1
0
Gain Register
1
Test Register
Status Register (RS2–RS0 = 0, 0, 0); Power-On/Reset Status: CX Hex
The Status Register is an 8-bit read-only register. To access the Status Register, the user must write to the Communications Register
selecting either a single-shot read or continuous read mode and load bits RS2, RS1, RS0 with 0, 0, 0. Table IX outlines the bit desig-
nations for the Status Register. SR0 through SR7 indicate the bit location, SR denoting the bits are in the Status Register. SR7
denotes the first bit of the data stream. Figure 5 shows a flowchart for reading from the registers on the AD7730. The number
in brackets indicates the power-on/reset default status of that bit.
Table IX. Status Register
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY (1)
STDY (1)
STBY (0)
NOREF (0)
MS3 (X)
MS2 (X)
MS1 (X)
MS0 (X)
Bit
Location
Mnemonic
Description
SR7
RDY
Ready Bit. This bit provides the status of the
RDY flag from the part. The status and function of
this bit is the same as the
RDY output pin. A number of events set the RDY bit high as indi-
cated in Table XVIII.
SR6
STDY
Steady Bit. This bit is updated when the filter writes a result to the Data Register. If the filter is
in
FASTStep mode (see Filter Register section) and responding to a step input, the
STDY bit
remains high as the initial conversion results become available. The
RDY output and bit are set
low on these initial conversions to indicate that a result is available. If the
STDY is high, however,
it indicates that the result being provided is not from a fully settled second-stage FIR filter. When the
FIR filter has fully settled, the
STDY bit will go low coincident with RDY. If the part is never placed
into its
FASTStep mode, the
STDY bit will go low at the first Data Register read and it is
not cleared by subsequent Data Register reads.
A number of events set the
STDY bit high as indicated in Table XVIII. STDY is set high along
with
RDY by all events in the table except a Data Register read.
SR5
STBY
Standby Bit. This bit indicates whether the AD7730 is in its Standby Mode or normal mode of
operation. The part can be placed in its standby mode using the
STANDBY input pin or by
writing 011 to the MD2 to MD0 bits of the Mode Register. The power-on/reset status of this bit
is 0 assuming the
STANDBY pin is high.
SR4
NOREF
No Reference Bit. If the voltage between the REF IN(+) and REF IN(–) pins is below 0.3 V, or
either of these inputs is open-circuit, the NOREF bit goes to 1. If NOREF is active on comple-
tion of a conversion, the Data Register is loaded with all 1s. If NOREF is active on completion
of a calibration, updating of the calibration registers is inhibited.
SR3–SR0
MS3–MS0
These bits are for factory use. The power-on/reset status of these bits vary, depending on the
factory-assigned number.
REV. B
相關(guān)PDF資料
PDF描述
VI-23W-CV-B1 CONVERTER MOD DC/DC 5.5V 150W
XRD9836ACGTR-F IC 16B CCD/CIS SIG PROC 48TSSOP
VI-23V-IW CONVERTER MOD DC/DC 5.8V 100W
MAX981CUA+ IC COMPARATOR OD 8-UMAX
VI-23V-CV-B1 CONVERTER MOD DC/DC 5.8V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730LBRUZ-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730LBRZ 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730LBRZ-REEL 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7731 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731BN 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:-
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*