- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10744 > AD7730LBR-REEL7 (Analog Devices Inc)IC ADC TRANSDUCER BRIDGE 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7730LBR-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC TRANSDUCER BRIDGE 24SOIC |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 位數(shù)： | 24 |
| 通道數(shù)： | 1 |
| 功率（瓦特）： | 125mW |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.25 V |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730 EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
AD7730/AD7730L
–20–
DAC Register (RS2–RS0 = 1, 0, 0); Power On/Reset Status: 20 Hex
The DAC Register is an 8-bit register from which data can either be read or to which data can be written. This register provides
the code for the offset-compensation DAC on the part. Table XVI outlines the bit designations for the DAC Register. DR0
through DR7 indicate the bit location, DR denoting the bits are in the DAC Register. DR7 denotes the first bit of the data
stream. The number in brackets indicates the power-on/reset default status of that bit. Figure 5 shows a flowchart for reading
from the registers on the AD7730 and Figure 6 shows a flowchart for writing to the registers on the part.
Table XVI. DAC Register
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
ZERO (0)
DAC5 (1)
DAC4 (0)
DAC3 (0)
DAC2 (0)
DAC1 (0)
DAC0 (0)
Bit
Location
Mnemonic
Description
DR7–DR6
ZERO
A zero must be written to these bits to ensure correct operation of the AD7730.
DR5–DR0
DAC5–DAC0 DAC Selection Bits. These bits program the output of the offset DAC. The DAC is effectively
6 bits with one sign bit (DAC5) and five magnitude bits. With DAC5 at 1, the DAC output
subtracts from the analog input before it is applied to the PGA. With DAC5 at 0, the DAC
output adds to the analog input before it is applied to the PGA. The DAC output is given by
(VREF/62.5)
× (D/32) = (VREF/2000) × D where D is the decimal equivalent of bits DAC4 to
DAC0. Thus, for a 5 V reference applied across the REF IN pins, the DAC resolution is 2.5 mV
and offsets in the range –77.5 mV to +77.5 mV can be removed from the analog input signal
before it is applied to the PGA. Note, that the HIREF bit has no effect on the DAC range or
resolution, it controls the ADC range only.
Offset Calibration Register (RS2–RS0 = 1, 0, 1); Power-On/Reset Status: 800000 Hex
The AD7730 contains three 24-bit Offset Calibration Registers, labelled Offset Calibration Register 0 to Offset Calibration Reg-
ister 2, to which data can be written and from which data can be read. The three registers are totally independent of each other.
The Offset Calibration Register is used in conjunction with the associated Gain Calibration Register to form a register pair. The
calibration register pair used to scale the output is as outlined in Table XIII. The Offset Calibration Register is updated after an
offset calibration routine (1, 0, 0 or 1, 1, 0 loaded to the MD2, MD1, MD0 bits of the Mode Register). During subsequent
conversions, the contents of this register are subtracted from the filter output prior to gain scaling being performed on the word.
Figure 5 shows a flowchart for reading from the registers on the AD7730 and Figure 6 shows a flowchart for writing to the regis-
ters on the part.
Gain Calibration Register (RS2–RS0 = 1, 1, 0); Power-On/Reset Status: 593CEA
The AD7730 contains three 24-bit Gain Calibration Registers, labelled Gain Calibration Register 0 to Gain Calibration Register
2, to which data can be written and from which data can be read. The three registers are totally independent of each other. The
Gain Calibration Register is used in conjunction with the associated Offset Calibration Register to form a register pair. The
calibration register pair used to scale the output is as outlined in Table XIII. The Gain Calibration Register is updated after a
gain calibration routine (1, 0, 1 or 1, 1, 1 loaded to the MD2, MD1, MD0 bits of the Mode Register). During subsequent con-
versions, the contents of this register are used to scale the number which has already been offset corrected with the Offset Cali-
bration Register contents. Figure 5 shows a flowchart for reading from the registers on the AD7730 and Figure 6 shows a
flowchart for writing to the registers on the part.
Test Register (RS2–RS0 = 1, 1, 1); Power-On/Reset Status: 000000Hex
The AD7730 contains a 24-bit Test Register to which data can be written and from which data can be read. The contents of this
Test Register are used in testing the device. The user is advised not to change the status of any of the bits in this register from the
default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and will not operate correctly. If the
part enters one of its test modes, exercising
RESET or writing 32 successive 1s to the part will exit the AD7730 from the mode and
return all register contents to their power-on/reset status. Note, if the part is placed in one of its test modes, it may not be possible to
read back the contents of the Test Register depending on the test mode in which the part has been placed.
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRD9824ACD-F | IC 14B CCD/CIS SIG PROC 20SOIC |
| MAX933CSA+ | IC COMPARATOR W/REF 8-SOIC |
| VI-B3W-IV | CONVERTER MOD DC/DC 5.5V 150W |
| MAX932CSA+ | IC COMPARATOR DUAL W/REF LP8SOIC |
| XRD9825ACD-F | IC 16B CCD/CIS SIG PROC 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7730LBRU | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU-REEL | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU-REEL7 | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRUZ | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRUZ-REEL | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。