- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10314 > AD7708BRUZ-REEL7 (Analog Devices Inc)IC ADC 16BIT R-R 8/10CH 28TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7708BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 44/44頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT R-R 8/10CH 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1.37k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.84mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)差分，單極；4 個(gè)差分，雙極；8 個(gè)偽差分，單極；8 個(gè)偽差分，雙極 |
| 配用： | EVAL-AD7708EBZ-ND - BOARD EVAL FOR AD7708 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)
REV. 0
AD7708/AD7718
–9–
TIMING CHARACTERISTICS1, 2 (AV
DD = 2.7 V to 3.6 V or AVDD = 5 V
5%; DVDD = 2.7 V to 3.6 V or DVDD = 5 V
5%; AGND =
DGND = 0 V; XTAL = 32.768 kHz; Input Logic 0 = 0 V, Logic 1 = DVDD unless otherwise noted.
Limit at TMIN, TMAX
Parameter
(B Version)
Unit
Conditions/Comments
t1
32.768
kHz typ
Crystal Oscillator Frequency
t2
50
ns min
RESET Pulsewidth
Read Operation
t3
0
ns min
RDY to CS Setup Time
t4
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time3
t5
4
0
ns min
SCLK Active Edge to Data Valid Delay3
60
ns max
DVDD = 4.5 V to 5.5 V
80
ns max
DVDD = 2.7 V to 3.6 V
t5A
4, 5
0
ns min
CS Falling Edge to Data Valid Delay3
60
ns max
DVDD = 4.5 V to 5.5 V
80
ns max
DVDD = 2.7 V to 3.6 V
t6
100
ns min
SCLK High Pulsewidth
t7
100
ns min
SCLK Low Pulsewidth
t8
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time3
t9
6
10
ns min
Bus Relinquish Time after SCLK Inactive Edge3
80
ns max
t10
100
ns max
SCLK Active Edge to
RDY High3, 7
Write Operation
t11
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time3
t12
30
ns min
Data Valid to SCLK Edge Setup Time
t13
25
ns min
Data Valid to SCLK Edge Hold Time
t14
100
ns min
SCLK High Pulsewidth
t15
100
ns min
SCLK Low Pulsewidth
t16
0
ns min
CS Rising Edge to SCLK Edge Hold Time
NOTES
1Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD) and timed from a voltage
level of 1.6 V.
2See Figures 1 and 2.
3SCLK active edge is falling edge of SCLK.
4These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
5This specification only comes into play if CS goes low while SCLK is low. It is required primarily for interfacing to DSP machines.
6These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the load circuit of Figure 1. The measured number is
then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true
bus relinquish times of the part and as such are independent of external bus loading capacitances.
7
RDY returns high after the first read from the device after an output update. The same data can be read again, if required, while RDY is high, although care should
be taken that subsequent reads do not occur close to the next output update.
Specifications subject to change without notice.
TO OUTPUT
PIN
50pF
ISINK
ISOURCE
1.6V
(1.6mA WITH DVDD = 5V
100 A WITH DVDD = 3V)
(200 A WITH DVDD = 5V
100 A WITH DVDD = 3V)
Figure 1. Load Circuit for Timing Characterization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7708BRZ-REEL | IC ADC 16BIT R-R 8/10CH 28SOIC |
| LM4872IBP | IC AMP AUDIO PWR 1W MONO 8USMD |
| AD7829BRUZ-REEL | IC ADC 8BIT 8CHAN 2MSPS 28TSSOP |
| AD7933BRU-REEL7 | IC ADC 10BIT 4CH 1.5MSPS 28TSSOP |
| AD7450ARZ-REEL | IC ADC 12BIT DIFF IN 1MSPS 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7708BRZ | 功能描述:IC ADC 16BIT R-R 8/10CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7708BRZ | 制造商:Analog Devices 功能描述:IC ADC SIGMA DELTA |
| AD7708BRZ-REEL | 功能描述:IC ADC 16BIT R-R 8/10CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7708BRZ-REEL7 | 功能描述:IC ADC 16BIT R-R 8/10CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7709 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。