參數(shù)資料
型號: AD7685ARMZRL7
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: IC ADC 16BIT PSEUDO-DIFF 10MSOP
產(chǎn)品培訓模塊: Power Line Monitoring
Motor Control
設計資源: Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
Integrated Device Power Supply for PAD with Output Voltage Range 0 V to 25 V (CN0130)
標準包裝: 1,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 250k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 15mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 10-MSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個偽差分,單極
配用: EVAL-AD7685CBZ-ND - BOARD EVAL FOR AD7685
AD7685
Rev. C | Page 21 of 28
CS MODE 4-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7685 is connected
to an SPI-compatible digital host, which has an interrupt input,
and it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This requirement is particularly important in
applications where low jitter on CNV is desired.
The connection diagram is shown in Figure 40, and the
corresponding timing is given in Figure 41.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time and held low until the maximum conversion time to
guarantee the generation of the BUSY signal indicator. When
the conversion is complete, SDO goes from high impedance to
low. With a pull-up on the SDO line, this transition can be used
as an interrupt signal to initiate the data readback controlled by
the digital host. The AD7685 then enters the acquisition phase
and powers down. The data bits are then clocked out, MSB first,
by subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge will allow a faster
reading rate provided it has an acceptable hold time. After the
optional 17th SCK falling edge, or SDI going high, whichever is
earlier, the SDO returns to high impedance.
DATA IN
IRQ
CLK
CONVERT
CS1
VIO
DIGITAL HOST
02
96
8-
03
8
47k
CNV
SCK
SDO
SDI
AD7685
Figure 40. CS Mode 4-Wire with BUSY Indicator Connection Diagram
SDO
D15
D14
D1
D0
tDIS
SCK
1
2
3
151617
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
02
96
8-
0
39
Figure 41. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing
相關PDF資料
PDF描述
MAX9763EUI+ IC AMP AUDIO PWR 3W MONO 28TSSOP
MAX9770EUI+ IC AMP AUDIO 1.2W MONO D 28TSSOP
AD7683BRMZRL7 IC ADC 16BIT SAR 100KSPS 8MSOP
MAX9761EUI+ IC AMP AUDIO PWR 3W STER 28TSSOP
LTC2239CUH#TRPBF IC ADC 10BIT 80MSPS 3V 32-QFN
相關代理商/技術參數(shù)
參數(shù)描述
AD7685BCPZ-R2 制造商:Analog Devices 功能描述:16-BIT, 250 KSPS PULSAR ADC - Tape and Reel
AD7685BCPZRL 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7685BCPZRL7 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7685BRM 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Serial 10-Pin MSOP 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7685 MSOP10
AD7685BRM-REEL 制造商:Analog Devices 功能描述:- Tape and Reel