- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10674 > AD7682BCPZ (Analog Devices Inc)IC ADC 16BIT 4CH 250KSPS 20LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7682BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/32頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 4CH 250KSPS 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 21mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤(pán) |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；4 個(gè)差分，雙極；4 個(gè)偽差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 778 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
Data Sheet
AD7682/AD7689
Rev. D | Page 19 of 32
Unipolar or Bipolar
Figure 26 shows an example of the recommended connection
available.
Bipolar Single Supply
Figure 27 shows an example of a system with a bipolar input
using single supplies with the internal reference (optional
different VIO supply). This circuit is also useful when the
amplifier/signal conditioning circuit is remotely located with
some common mode present. Note that for any input config-
uration, the INx inputs are unipolar and are always referenced
to GND (no negative voltages even in bipolar range).
For this circuit, a rail-to-rail input/output amplifier can be used;
however, the offset voltage vs. input common-mode range should
be noted and taken into consideration (1 LSB = 62.5 μV with
VREF = 4.096 V). Note that the conversion results are in twos
complement format when using the bipolar input configuration.
Refer to the AN-581 Application Note, Biasing and Decoupling
Op Amps in Single Supply Applications, for additional details
about using single-supply amplifiers.
ANALOG INPUTS
Input Structure
Figure 28 shows an equivalent circuit of the input structure of
protection for the analog inputs, IN[7:0] and COM. Care must
be taken to ensure that the analog input signal does not exceed
the supply rails by more than 0.3 V because this causes the
diodes to become forward biased and to start conducting
current.
These diodes can handle a forward-biased current of 130 mA
maximum. For instance, these conditions may eventually occur
when the input buffer supplies are different from VDD. In such
a case, for example, an input buffer with a short circuit, the
current limitation can be used to protect the part.
CIN
RIN
D1
D2
CPIN
INx+
OR INx–
OR COM
GND
VDD
07
35
3-
0
3
0
Figure 28. Equivalent Analog Input Circuit
This analog input structure allows the sampling of the true
differential signal between INx+ and COM or INx+ and INx.
(COM or INx = GND ± 0.1 V or VREF ± 0.1 V). By using these
differential inputs, signals common to both inputs are rejected,
as shown in Figure 29.
70
65
60
55
50
45
40
35
30
1
10k
10
CM
RR
(
d
B)
100
1k
FREQUENCY (kHz)
07
35
3-
03
1
Figure 29. Analog Input CMRR vs. Frequency
During the acquisition phase, the impedance of the analog inputs
can be modeled as a parallel combination of the capacitor, CPIN,
and the network formed by the series connection of RIN and CIN.
CPIN is primarily the pin capacitance. RIN is typically 2.2 kΩ and
is a lumped component composed of serial resistors and the on
resistance of the switches. CIN is typically 27 pF and is mainly
the ADC sampling capacitor.
Selectable Low-Pass Filter
During the conversion phase, where the switches are opened,
filter that reduces undesirable aliasing effects and limits the
noise from the driving circuitry. The low-pass filter can be pro-
grammed for the full bandwidth or of the bandwidth with
Note that the converter throughput must also be reduced by
when using the filter. If the maximum throughput is used with the
bandwidth (BW) set to , the converter acquisition time, tACQ, is
violated, resulting in increased THD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7794BRUZ | IC ADC 24BIT SIG-DEL 6CH 24TSSOP |
| AD7689ACPZ | IC ADC 16BIT 250KSPS 8CH 20LFCSP |
| LTC1598CG#PBF | IC A/D CONV 12BIT SRL 8CH 24SSOP |
| KA339A | IC COMPARATOR QUAD 14-DIP |
| KA339 | IC COMPARATOR QUAD 14-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7682BCPZRL7 | 功能描述:IC ADC 16BIT 4CH 250KSPS 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7683 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7683ACPZRL | 功能描述:IC ADC 16BIT SRL 100KSPS 8LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7683ACPZRL7 | 功能描述:IC ADC 16BIT 100KSPS 8LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7683ARM | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Serial 8-Pin MSOP Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。