- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10669 > AD7651ASTZ (Analog Devices Inc)IC ADC 16BIT 100KSPS 48-LQFP PDF資料下載
參數資料
| 型號： | AD7651ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 100KSPS 48-LQFP |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| 位數： | 16 |
| 采樣率（每秒）： | 100k |
| 數據接口： | 串行，并聯(lián) |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 2 個偽差分，單極 |
| 產品目錄頁面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7651CBZ-ND - BOARD EVALUATION FOR AD7651 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7651
SLAVE SERIAL INTERFACE
External Clock
The AD7651 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is held
HIGH. In this mode, several methods can be used to read the
data. The external serial clock is gated by CS. When CS and RD
are both LOW, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or a discontinuous clock. A discontinuous
clock can be either normally HIGH or normally LOW when
inactive. F
show the detailed timing
diagrams of these methods. Usually, because the AD7651 has a
longer acquisition phase than conversion phase, the data are
read immediately after conversion.
Figure 34. Slave Serial Data Timing for Reading (Read after Convert)
Figure 35. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)
While the AD7651 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins or
degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7651 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is
recommended that when an external clock is being provided, it
is a discontinuous clock that is toggling only when BUSY is
LOW, or, more importantly, that it does not transition during the
latter half of BUSY HIGH.
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X1
X0
Y15
Y14
BUSY
SDIN
INVSCLK = 0
t35
t36 t37
t31
t32
t16
t33
X15
X14
X
1
2
3
14
151617
18
t34
02964-0-017
EXT/INT = 1
RD
RD = 0
SDOUT
SCLK
D1
D0
X
D15
D14
D13
12
3
14
15
16
t3
t35
t36 t37
t31
t32
t16
BUSY
EXT/INT = 1
INVSCLK = 0
02965-0-018
CNVST
CS
RD = 0
Rev. 0 | Page 22 of 28
相關PDF資料 |
PDF描述 |
|---|---|
| VI-2WM-IX-B1 | CONVERTER MOD DC/DC 10V 75W |
| LTC1402CGN#PBF | IC ADC 12BIT 2.2MSPS SHDN 16SSOP |
| VE-2N2-IX-B1 | CONVERTER MOD DC/DC 15V 75W |
| VE-26Y-IV-B1 | CONVERTER MOD DC/DC 3.3V 99W |
| CS5532-BSZ | IC ADC 24BIT 2CH W/LNA 20SSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7651ASTZ | 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7651 LQFP48 |
| AD7651ASTZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7652 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref |
| AD7652ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT 500KSPS SAR UNIPOLAR ADC W/ REF - Bulk 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LFSCP-48 |
| AD7652ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。