VDD = 2.7 V to 5.25 V, T
參數(shù)資料
型號(hào)： AD7492ARU
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 21/24頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT W/REF W/CLK 24TSSOP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 16.5mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 管件
輸入數(shù)目和類型： 1 個(gè)單端，單極
配用： EVAL-AD7492CBZ-ND - BOARD EVALUATION FOR AD7492
AD7492
Rev. A | Page 6 of 24
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.1
Table 3.
Limit at TMIN, TMAX
Parameter
AD7492/AD7492-4
AD7492-52
Unit
Description
tCONVERT
880
680
ns max
tWAKEUP
203
μs max
Partial Sleep Wake-Up Time
500
μs max
Full Sleep Wake-Up Time
t1
10
ns min
CONVST Pulse Width
t2
10
ns max
CONVST to BUSY Delay, VDD = 5 V
40
N/A
ns max
CONVST to BUSY Delay, VDD = 3 V
t3
0
ns max
BUSY to CS Setup Time
t44
0
ns max
CS to RD Setup Time
t5
20
ns min
RD Pulse Width
t64
15
ns min
Data Access Time after Falling Edge of RD
t75
8
ns max
Bus Relinquish Time after Rising Edge of RD
t8
0
ns max
CS to RD Hold Time
t9
120
ns min
Acquisition Time
t10
100
ns min
Quiet Time
1 Sample tested @ 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V (see Figure 2).
2 The AD7492-5 is specified with VDD = 4.75 V to 5.25 V.
3 This is the time needed for the part to settle within 0.5 LSB of its stable value. Conversion can be initiated earlier than 20 μs, but there is no guarantee that the part
samples within 0.5 LSB of the true analog input value. Therefore, the user should not start conversion until after the specified time.
4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V
5 t7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t7, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
1.6V
200A
IOL
TO OUTPUT
PIN
CL
50pF
200A
IOH
0
11
28-
0
02
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
VI-B3V-MW-F1 CONVERTER MOD DC/DC 5.8V 100W
VI-2NP-CU-F1 CONVERTER MOD DC/DC 13.8V 200W
VI-B3T-MW-F4 CONVERTER MOD DC/DC 6.5V 100W
AD7851KRZ-REEL IC ADC 14BIT SRL 333KSPS 24-SOIC
AD9238BSTZRL-20 IC ADC 12BIT DUAL 20MSPS 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7492ARU-5 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:1.5MSPS 12-BIT ADC, INTERNAL REF + CLOCK - Bulk
AD7492ARU-5-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.25MSPS 12-BIT PARALLEL 24TSSOP - Tape and Reel
AD7492ARU-5-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.25MSPS 12-BIT PARALLEL 24TSSOP - Tape and Reel
AD7492ARU-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Parallel 24-Pin TSSOP T/R
AD7492ARU-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Parallel 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 12-BIT PARALLEL 24TSSOP - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*