參數(shù)資料
型號: AD7472ARUZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 5/21頁
文件大小: 0K
描述: IC ADC 12BIT PARALL 24-TSSOP T/R
標準包裝: 1,000
位數(shù): 12
采樣率(每秒): 1.5M
數(shù)據(jù)接口: 并聯(lián)
轉換器數(shù)目: 1
功率耗散(最大): 12mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 24-TSSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個單端,單極
REV. B
AD7470/AD7472
–12–
PARALLEL INTERFACE
The parallel interfaces of the AD7470 and AD7472 are 10 bits
and 12 bits wide, respectively. The output data buffers are acti-
vated when both
CS and RD are logic low. At this point, the con-
tents of the data register are placed onto the data bus. Figure 10
shows the timing diagram for the parallel port.
Figure 11 shows the timing diagram for the parallel port when
CS and RD are tied permanently low. In this setup, once BUSY
line goes from high to low, the conversion process is completed.
The data is available on the output bus slightly before the falling
edge of BUSY.
It is important to point out that data bus cannot change state
while the ADC is doing a conversion as this would have a detri-
mental effect on the conversion in progress. The data out lines
will go three-state again when either the
RD or the CS line goes
high. Thus the
CS can be tied low permanently, leaving the RD
line to control conversion result access. Refer to VDRIVE section
for output voltage levels.
t2
tCONVERT
t3
t4
t8
t5
t6
t7
t9
t10
BUSY
CS
RD
DBx
CONVST*
*
CONVST SHOULD GO HIGH WHEN THE CLK IS HIGH OR BEFORE THE FIRST CLK CYCLE.
Figure 10. Parallel Port Timing
t2
tCONVERT
t9
CONVST*
BUSY
DBx
DATA N
DATA N + 1
*
CONVST SHOULD GO HIGH WHEN THE CLK IS HIGH OR BEFORE THE FIRST CLK CYCLE.
Figure 11. Parallel Port Timing with
CS and RD Tied Low
t2
t3
t4
t8
t6
t7
CLK IN
CONVST
BUSY
CS
RD
DBX
tWAKEUP
t5
tCONVERT
Figure 12. Wake-Up Timing Diagram (Burst Clock)
相關PDF資料
PDF描述
CXC3102A14S6S CONN RCPT 6POS PNL MNT SKT
MAX9706ETX+T IC AMP AUDIO 2.3W STER+1 36TQFN
MAX9760ETI+T IC AMP AUDIO PWR 3W STER 28TQFN
MAX9760EUI+T IC AMP AUDIO PWR 3W STER 28TSSOP
MAX9761EUI+T IC AMP AUDIO PWR 3W STER 28TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD7472ARZ 功能描述:IC ADC 12BIT PARALLEL 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7472BR 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:12 BIT 1.5MSPS PARALLEL ADC I.C. - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTORS ((NW))
AD7472BR-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
AD7472BR-REEL7 功能描述:IC ADC 12BIT PARALLEL 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7472BRU 功能描述:IC ADC 12BIT PARALLEL 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極