- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10193 > AD7357YRUZ-500RL7 (Analog Devices Inc)IC ADC DUAL14BIT 4.2MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7357YRUZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| 設計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7357 (CN0061) |
| 標準包裝： | 500 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 4.2M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 59mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7357
Rev. B | Page 16 of 20
FULL POWER-DOWN MODE
This mode is intended for use in applications where throughput
rates slower than those in the partial power-down mode are
required, as power-up from a full power-down takes substantially
longer than that from a partial power-down. This mode is more
suited to applications where a series of conversions performed
at a relatively high throughput rate are followed by a long period
of inactivity and, thus, power-down. When the AD7357 is in
full power-down, all analog circuitry is powered down. Full
power-down is entered in a way that is similar to partial power-
down, except that the timing sequence shown in Figure 25 must
be executed twice. The conversion process must be interrupted
in a similar fashion by bringing CS high anywhere after the
second falling edge of SCLK and before the 10th falling edge of
SCLK. The device enters partial power-down mode at this
point.
To reach full power-down, the next conversion cycle must be
interrupted in the same way, as shown in Figure 27. When CS
has been brought high in this window of SCLKs, the part
completely powers down.
Note that it is not necessary to complete the 16 SCLKs once CS
has been brought high to enter a power-down mode.
To exit full power-down mode and power up the AD7357, perform
a dummy conversion, such as powering up from partial power-
down. On the falling edge of CS, the device begins to power up,
as long as CS is held low until after the falling edge of the 10th
SCLK. The required power-up time must elapse before a con-
version can be initiated, as shown in
.
SCLK
CS
SDATAA
SDATAB
INVALID DATA
VALID DATA
110
14
1
THE PART BEGINS
TO POWER UP.
THE PART IS FULLY
POWERED UP; SEE THE
POWER-UP TIMES
SECTION.
tPOWER-UP1
07
75
7-
0
20
Figure 26. Exiting Partial Power-Down Mode
THREE-STATE
110
14
2
SCLK
CS
SDATAA
SDATAB
THREE-STATE
110
2
INVALID DATA
THE P
14
ART BEGINS
TO POWER UP.
THE PART ENTERS
PARTIAL POWER DOWN.
THE PART ENTERS
FULL POWER DOWN.
0
77
57-
0
21
Figure 27. Entering Full Power-Down Mode
SCLK
SDATAA
SDATAB
INVALID DATA
VALID DATA
1
10
14
1
THE PART BEGINS
TO POWER UP.
THE PART IS FULLY POWERED UP,
SEE POWER-UP TIMES SECTION.
tPOWER-UP2
CS
0
77
57
-02
2
Figure 28. Exiting Full Power-Down Mode
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2NF-IW-S | CONVERTER MOD DC/DC 72V 100W |
| VE-23L-MX-F4 | CONVERTER MOD DC/DC 28V 75W |
| MS3102R-18-11P | CONN RCPT 5POS BOX MNT W/PINS |
| VE-BNF-IV-S | CONVERTER MOD DC/DC 72V 150W |
| SA572DR2 | IC COMPANDOR 2CHAN GAIN 16-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7357YRUZ-RL | 功能描述:IC ADC DUAL14BIT 4.2MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD736 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD736_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD7366 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
| AD7366_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。