10%; DGND = AGND = 0 V, fMCLK = 16.384 MHz,
參數(shù)資料
型號(hào): AD73311LARUZ
廠商: Analog Devices Inc
文件頁數(shù): 31/36頁
文件大?。?/td> 0K
描述: IC PROCESSOR FRONT END LP 20SSOP
標(biāo)準(zhǔn)包裝: 75
位數(shù): 16
通道數(shù): 2
功率(瓦特): 50mW
電壓 - 電源,模擬: 3V
電壓 - 電源,數(shù)字: 3V
封裝/外殼: 20-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 20-SSOP
包裝: 管件
(AVDD = +5 V
10%; DVDD = +5 V
10%; DGND = AGND = 0 V, fMCLK = 16.384 MHz,
FS = 64 kHz; TA = TMIN to TMAX, unless otherwise noted)
AD73311A
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE
REFCAP
Absolute Voltage, VREFCAP
1.2
V
5VEN = 0
2.4
V
5VEN = 1
REFCAP TC
50
ppm/
°C 0.1 F Capacitor Required from
REFOUT
REFCAP to AGND2
Typical Output Impedance
68
Absolute Voltage, VREFOUT
1.2
V
5VEN = 0, Unloaded
2.4
V
5VEN = 1, Unloaded
Minimum Load Resistance
2
k
5VEN = 1
Maximum Load Capacitance
100
pF
ADC SPECIFICATIONS
Maximum Input Range at VIN
2, 3
3.156
V p-p
5VEN = 1, Measured Differentially
3.17
dBm
Nominal Reference Level at VIN
2.1908
V p-p
5VEN = 1, Measured Differentially
(0 dBm0)
0
dBm
Absolute Gain
PGA = 0 dB
0.1
dB
1.0 kHz, 0 dBm0
PGA = 38 dB
–0.5
dB
1.0 kHz, 0 dBm0
Gain Tracking Error
±0.1
dB
1.0 kHz, +3 dBm0 to –50 dBm0
Signal to (Noise + Distortion)
Refer to Figure 5
PGA = 0 dB
76
dB
300 Hz to 3.4 kHz Frequency Range
59
dB
0 Hz to 32 kHz Frequency Range
PGA = 38 dB
71
dB
300 Hz to 3.4 kHz Frequency Range
57
dB
0 Hz to 32 kHz Frequency Range
Total Harmonic Distortion
PGA = 0 dB
–76
dB
PGA = 38 dB
–69
dB
Intermodulation Distortion
–69
dB
PGA = 0 dB
Idle Channel Noise
–67
dBm0
PGA = 0 dB
Crosstalk
–80
dB
ADC Input Signal Level: 1.0 kHz, 0 dBm0
DAC Input at Idle
DC Offset
+20
mV
PGA = 0 dB
Power Supply Rejection
–55
dB
Input Signal Level at AVDD and DVDD
Pins 1.0 kHz, 100 mV p-p Sine Wave
Group Delay
4, 5
25
s
64 kHz Output Sample Rate
Input Resistance at VIN
2, 4
25
k
6
DMCLK = 16.384 MHz
DAC SPECIFICATIONS
Maximum Voltage Output Swing
2
Single Ended
3.156
V p-p
5VEN = 1, PGA = 6 dB
3.17
dBm
Differential
6.312
V p-p
5VEN = 1, PGA = 6 dB
9.19
dBm
Nominal Voltage Output Swing (0 dBm0)
Single-Ended
2.1908
V p-p
5VEN = 1, PGA = 6 dB
0
dBm
Differential
4.3918
V p-p
5VEN = 1, PGA = 6 dB
6.02
dBm
Output Bias Voltage
VREFOUT
V typ
5VEN = 1, REFOUT Unloaded
Absolute Gain
±0.4
dB
1.0 kHz, 0 dBm0
Gain Tracking Error
±0.1
dB
1.0 kHz, +3 dBm0 to –50 dBm0
Signal to (Noise + Distortion)
Refer to Figure 5
PGA = 0 dB
66
dB
300 Hz to 3.4 kHz Frequency Range
64
dB
0 Hz to 32 kHz Frequency Range
PGA = 6 dB
66
dB
300 Hz to 3.4 kHz Frequency Range
64
dB
0 Hz to 32 kHz Frequency Range
Total Harmonic Distortion
PGA = 0 dB
–62.5
dB
PGA = 6 dB
–62.5
dB
Intermodulation Distortion
–60
dB
PGA = 0
Idle Channel Noise
–75
dBm0
PGA = 0
Crosstalk
–80
dB
ADC Input Signal Level: AGND; DAC
Output Signal Level: 1.0 kHz, 0 dBm0
AD73311–SPECIFICATIONS1
–4–
REV. B
相關(guān)PDF資料
PDF描述
VE-J3F-MY-F1 CONVERTER MOD DC/DC 72V 50W
V48C2M50B CONVERTER MOD DC/DC 2V 50W
V48C2M50BG2 CONVERTER MOD DC/DC 2V 50W
VI-25B-MX CONVERTER MOD DC/DC 95V 75W
VE-J6M-MW-F4 CONVERTER MOD DC/DC 10V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73311LARUZ-RL 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD73311LARUZ-RL7 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD73311LARZ 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W
AD73322 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
AD73322AR 制造商:Analog Devices 功能描述:IC AUDIO CODEC