- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10756 > AD73311ARZ (Analog Devices Inc)IC PROCESSOR FRONT END LP 20SOIC PDF資料下載
參數(shù)資料
| 型號： | AD73311ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR FRONT END LP 20SOIC |
| 標準包裝： | 37 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 2 |
| 功率（瓦特）： | 50mW |
| 電壓 - 電源，模擬： | 3V |
| 電壓 - 電源，數(shù)字： | 3V |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 799 (CN2011-ZH PDF) |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD73311
–10–
REV. B
PIN FUNCTION DESCRIPTIONS
Pin
Number
Mnemonic
Function
1
VOUTP
Analog Output from the Positive Terminal of the Output Channel.
2
VOUTN
Analog Output from the Negative Terminal of the Output Channel.
3
AVDD1
Analog Power Supply Connection for the Output Driver.
4
AGND1
Analog Ground Connection for the Output Driver.
5
VINP
Analog Input to the Positive Terminal of the Input Channel.
6
VINN
Analog Input to the Negative Terminal of the Input Channel.
7
REFOUT
Buffered Reference Output, which has a nominal value of 1.2 V or 2.4 V, the value being dependent
on the status of Bit 5VEN (CRC:7).
8
REFCAP
A Bypass Capacitor to AGND2 of 0.1
F is required for the on-chip reference. The capacitor should
be fixed to this pin.
9
AVDD2
Analog Power Supply Connection.
10
AGND2
Analog Ground/Substrate Connection.
11
DGND
Digital Ground/Substrate Connection.
12
DVDD
Digital Power Supply Connection.
13
RESET
Active Low Reset Signal. This input resets the entire chip, resetting the control registers and clearing
the digital circuitry.
14
SCLK
Output Serial Clock whose rate determines the serial transfer rate to/from the codec. It is used to clock
data or control information to and from the serial port (SPORT). The frequency of SCLK is equal to
the frequency of the master clock (MCLK) divided by an integer number—this integer number being
the product of the external master clock rate divider and the serial clock rate divider.
15
MCLK
Master Clock Input. MCLK is driven from an external clock signal.
16
SDO
Serial Data Output of the Codec. Both data and control information may be output on this pin and is
clocked on the positive edge of SCLK. SDO is in three-state when no information is being transmitted
and when SE is low.
17
SDOFS
Framing Signal Output for SDO Serial Transfers. The frame sync is one-bit wide and it is active one
SCLK period before the first bit (MSB) of each output word. SDOFS is referenced to the positive
edge of SCLK. SDOFS is in three-state when SE is low.
18
SDIFS
Framing Signal Input for SDI Serial Transfers. The frame sync is one-bit wide and it is valid one
SCLK period before the first bit (MSB) of each input word. SDIFS is sampled on the negative edge of
SCLK and is ignored when SE is low.
19
SDI
Serial Data Input of the Codec. Both data and control information may be input on this pin and are
clocked on the negative edge of SCLK. SDI is ignored when SE is low.
20
SE
SPORT Enable. Asynchronous input enable pin for the SPORT. When SE is set low by the DSP, the
output pins of the SPORT are three-stated and the input pins are ignored. SCLK is also disabled
internally in order to decrease power dissipation. When SE is brought high, the control and data regis-
ters of the SPORT are at their original values (before SE was brought low), however the timing
counters and other internal registers are at their reset values.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J5F-MW-F1 | CONVERTER MOD DC/DC 72V 100W |
| VI-B6V-IV-S | CONVERTER MOD DC/DC 5.8V 150W |
| AD73311LARSZ-REEL7 | IC PROCESSOR FRONT END LP 20SSOP |
| MAX9031AXK+T | IC COMPARATOR SGL SC70-5 |
| VE-J5D-MW-F4 | CONVERTER MOD DC/DC 85V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD73311ARZ-REEL | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73311L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311LAR | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk |
| AD73311LAR-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel |
| AD73311LAR-REEL7 | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。