- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10747 > AD73311ARSZ-REEL (Analog Devices Inc)IC ANALOG FRONT END 20-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD73311ARSZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANALOG FRONT END 20-SSOP |
| 標準包裝： | 1,500 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 2 |
| 功率（瓦特）： | 50mW |
| 電壓 - 電源，模擬： | 3V |
| 電壓 - 電源，數(shù)字： | 3V |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 20-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD73311
–15–
REV. B
SPORT Register Maps
There are two register banks for the AD73311: the control
register bank and the data register bank. The control register
bank consists of five read/write registers, each 8 bits wide. Table
IX shows the control register map for the AD73311. The first
two control registers, CRA and CRB, are reserved for control-
ling the SPORT. They hold settings for parameters such as bit
rate, internal master clock rate and device count (used when
more than one AD73311 is connected in cascade from a single
SPORT). The other three registers; CRC, CRD and CRE are
used to hold control settings for the ADC, DAC, Reference and
Power Control sections of the device. Control registers are
written to on the negative edge of SCLK. The data register
bank consists of two 16-bit registers that are the DAC and
ADC registers.
Master Clock Divider
The AD73311 features a programmable master clock divider
that allows the user to reduce an externally available master
clock, at pin MCLK, by one of the ratios 1, 2, 3, 4 or 5 to pro-
duce an internal master clock signal (DMCLK) that is used to
calculate the sampling and serial clock rates. The master clock
divider is programmable by setting CRB:4-6. Table VI shows
the division ratio corresponding to the various bit settings. The
default divider ratio is divide by one.
Table VI. DMCLK (Internal) Rate Divider Settings
MCD2
MCD1
MCD0
DMCLK Rate
0
MCLK
0
1
MCLK/2
0
1
0
MCLK/3
0
1
MCLK/4
1
0
MCLK/5
1
0
1
MCLK
1
0
MCLK
1
MCLK
Serial Clock Rate Divider
The AD73311 features a programmable serial clock divider that
allows users to match the serial clock (SCLK) rate of the data to
that of the DSP engine or host processor. The maximum SCLK
rate available is DMCLK and the other available rates are:
DMCLK/2, DMCLK/4 and DMCLK/8. The slowest rate
(DMCLK/8) is the default SCLK rate. The serial clock divider
is programmable by setting bits CRB:2–3. Table VII shows the
serial clock rate corresponding to the various bit settings.
Table VII. SCLK Rate Divider Settings
SCD1
SCD0
SCLK Rate
0
DMCLK/8
0
1
DMCLK/4
1
0
DMCLK/2
1
DMCLK
DAC Advance Register
The loading of the DAC is internally synchronized with the
unloading of the ADC data in each sampling interval. The de-
fault DAC load event happens one SCLK cycle before the
SDOFS flag is raised by the ADC data being ready. However,
this DAC load position can be advanced before this time by
modifying the contents of the DAC Advance field in Control
Register E (CRE:0–4). The field is five-bits wide, allowing 31
increments of weight 1/(DMCLK/8); see Table VIII. In certain
circumstances this can reduce the group delay when the ADC
and DAC are used to process data in series. Appendix E details
how the DAC advance feature can be used.
NOTE: The DAC advance register should be changed before
the DAC section is powered up.
Table VIII. DAC Timing Control
DA4
DA3
DA2
DA1
DA0
Time Advance*
00
0
0 ns
0
1
488.2 ns
0
1
0
976.5 ns
——
—
1
0
14.64
s
1
15.13
s
*DMCLK = 16.384 MHz.
SERIAL PORT
(SPORT)
SERIAL REGISTER
SCLK
DIVIDER
MCLK
DIVIDER
CONTROL
REGISTER B
CONTROL
REGISTER A
CONTROL
REGISTER C
CONTROL
REGISTER D
CONTROL
REGISTER E
MCLK
(EXTERNAL)
SE
RESETB
SDIFS
SDI
DMCLK
(INTERNAL)
3
8
2
SCLK
SDOFS
SDO
Figure 9. SPORT Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9109EUT+T | IC COMPAR LP SGL SOT23-6 |
| XRD98L23ACDTR-F | IC 8B CCD/CIS SIG PROC 20SOIC |
| MAX9109ESA+ | IC COMPAR LP SNGL 8-SOIC |
| LT6703CDC-3#TRMPBF | IC COMPARATOR 400MV REF 3-DFN |
| AD73311LARUZ-RL7 | IC PROCESSOR FRONT END LP 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73311ARZ | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73311ARZ-REEL | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73311L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311LAR | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk |
| AD73311LAR-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。