- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10672 > AD7328BRUZ (Analog Devices Inc)IC ADC 12BIT+ SAR 8CHAN 20TSSOP PDF資料下載
參數資料
| 型號： | AD7328BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 26/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT+ SAR 8CHAN 20TSSOP |
| 設計資源： | Using AD7328 in Appls with Single-Ended Industrial-Level Signals (CN0047) |
| 標準包裝： | 75 |
| 系列： | iCMOS® |
| 位數： | 12 |
| 采樣率（每秒）： | 1M |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 8 個單端，單極；8 個單端，雙極；4 個差分，單極；4 個差分，雙極 |
| 產品目錄頁面： | 777 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Data Sheet
AD7328
Rev. C | Page 31 of 36
SERIAL INTERFACE
Figure 53 shows the timing diagram for the serial interface of
the AD7328. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7328 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. The analog
input signal is then sampled. After the conversion is initiated, 16
SCLK cycles are required for the conversion to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK cycles
have elapsed, the conversion is terminated and the DOUT line
returns to three-state. Depending on where the CS signal is brought
high, the addressed register may update.
Data is clocked into the AD7328 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is addressed. The control register is a 12-bit register. If the control
register is addressed by the three MSBs, the data on the DIN line
is loaded into the control on the 15th SCLK rising edge. If the se-
quence register or either of the range registers is addressed, the
data on the DIN line is loaded into the addressed register on the
11th SCLK falling edge.
Conversion data is clocked out of the AD7328 on each SCLK
falling edge. Data on the DOUT line consists of three channel
identifier bits, a sign bit, and a 12-bit conversion result. The
channel identifier bits are used to indicate which channel
corresponds to the conversion result.
If the Weak/Three-State bit is set in the control register, rather
than returning to true three-state upon the 16th SCLK falling
edge, the DOUT line is pulled weakly to the logic level corres-
ponding to ADD3 of the next serial transfer. This is done to
ensure that the MSB of the next serial transfer is set up in time
for the first SCLK falling edge after the CS falling edge. If the
Weak/Three-State bit is set to 0 and the DOUT line returns to
true three-state between conversions, then depending on the
particular processor interfacing to the AD7328, the ADD3 bit
may be valid in time for the processor to clock it in successfully.
If the Weak/Three-State bit is set to 1, then although the DOUT
line has been driven to ADD3 since the previous conversion, it
is nevertheless so weakly driven that another device could take
control of the bus. This will not lead to a bus contention issue
because, for example, a 10 kΩ pull-up or pull-down resistor is
sufficient to overdrive the logic level of ADD3. When the Weak/
Three-State bit is set to 1, the ADD3 is typically valid 9 ns after
the CS falling edge, compared with 14 ns when the DOUT line
returns to three-state at the end of the conversion.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
DON’T
CARE
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ADD2
3 IDENTIFICATION BITS
04852-
036
Figure 53. Serial Interface Timing Diagram (Control Register Write)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7476AYKSZ-500RL7 | IC ADC 12BIT 1MSPS SC70-6 |
| NCS2200SN2T1G | IC COMPARATOR 1V LOW PWR 5TSOP |
| DS90CR218AMTD/NOPB | IC RCVR 21BIT CHAN LINK 48TSSOP |
| LTC2440IGN#PBF | IC ADC DIFFER 24-BIT HS 16-SSOP |
| VE-B1T-MX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7328BRUZ | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7328BRUZ-REEL | 功能描述:IC ADC 12BIT+SAR 8CHAN 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:iCMOS® 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7328BRUZ-REEL7 | 功能描述:IC ADC 12BIT+ SAR 8CHAN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:iCMOS® 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7329 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| AD7329BRUZ | 功能描述:IC ADC 12BIT 8CH MUX SPI 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。