- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10745 > AD7195BCPZ-RL (Analog Devices Inc)IC AFE 24BIT 4.8K 32LFSP PDF資料下載
參數(shù)資料
| 型號： | AD7195BCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/45頁 |
| 文件大小： | 0K |
| 描述： | IC AFE 24BIT 4.8K 32LFSP |
| 設(shè)計(jì)資源： | Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155) |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 位數(shù)： | 24 |
| 通道數(shù)： | 4 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.25 V |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
AD7195
Rev. 0 | Page 19 of 44
STATUS REGISTER
(RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80)
The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 21 outlines the bit designations for the status
register. SR0 through SR7 indicate the bit locations, SR denoting that the bits are in the status register. SR7 denotes the first bit of the data
stream. The number in parentheses indicates the power-on/reset default status of that bit.
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY(1)
ERR(0)
NOREF(0)
PARITY(0)
0
CHD2(0)
CHD1(0)
CHD0(0)
Table 21. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready bit for the ADC. This bit is cleared when data is written to the ADC data register. The RDY bit is set
automatically after the ADC data register is read, or a period of time before the data register is updated,
with a new conversion result to indicate to the user that the conversion data should not be read. It is also
set when the part is placed in power-down mode or idle mode or when SYNC is taken low. The end of a
conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to the status
register for monitoring the ADC for conversion data.
SR6
ERR
ADC error bit. This bit is written to at the same time as the RDY bit. This bit is set to indicate that the result
written to the ADC data register is clamped to all 0s or all 1s. Error sources include overrange or under-
range, or the absence of a reference voltage. This bit is cleared when the result written to the data register
is within the allowed analog input range again.
SR5
NOREF
No external reference bit. This bit is set to indicate that the reference is at a voltage that is below a specified
threshold. When set, conversion results are clamped to all 1s. This bit is cleared to indicate that a valid
reference is applied to the selected reference pins. The NOREF bit is enabled by setting the REFDET bit in
the configuration register to 1.
SR4
PARITY
Parity check of the data register. If the ENPAR bit in the mode register is set, the PARITY bit is set if there is
an odd number of 1s in the data register. It is cleared if there is an even number of 1s in the data register.
The DAT_STA bit in the mode register should be set when the parity check is used. When the DAT_STA bit is
set, the contents of the status register are transmitted along with the data for each data register read.
SR3
0
This bit is set to 0.
SR2 to SR0
CHD2 to
CHD0
These bits indicate which channel corresponds to the data register contents. They do not indicate which
channel is presently being converted but indicate which channel was selected when the conversion
contained in the data register was generated.
MODE REGISTER
(RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x080060)
The mode register is a 24-bit register from which data can be read or to which data can be written. This register is used to select the
operating mode, the output data rate, and the clock source. Table 22 outlines the bit designations for the mode register. MR0 through
MR23 indicate the bit locations, MR denoting that the bits are in the mode register. MR23 denotes the first bit of the data stream. The
number in parentheses indicates the power-on/reset default status of that bit. Any write to the mode register resets the modulator and
filter and sets the RDY bit.
MR23
MR22
MR21
MR20
MR19
MR18
MR17
MR16
MD2(0)
MD1(0)
MD0(0)
DAT_STA(0)
CLK1(1)
CLK0(0)
0
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
SINC3(0)
0
ENPAR(0)
0
SINGLE(0)
REJ60(0)
FS9(0)
FS8(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
FS7(0)
FS6(1)
FS5(1)
FS4(0)
FS3(0)
FS2(0)
FS1(0)
FS0(0)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX989EUA+ | IC COMPARATOR R-R 8-UMAX |
| VE-JN3-MY-F3 | CONVERTER MOD DC/DC 24V 50W |
| VE-JN3-MY-F2 | CONVERTER MOD DC/DC 24V 50W |
| MAX989ESA+ | IC COMPARATOR R-R 8-SOIC |
| XRD9818ACG-F | IC 16B CCD/CIS SIG PROC 28TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7195BCPZ-RL7 | 功能描述:IC AFE 24BIT 4.8K 32LFSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD71L | 制造商:Johnson Components 功能描述:ADAPT - Bulk |
| AD72 | 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT |
| AD720 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoders |
| AD720-00E | 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘，±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。