- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7191BRUZ (Analog Devices Inc)IC ADC 2CH 24B SD 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7191BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 2CH 24B SD 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Weigh Scale Introduction |
| 設(shè)計資源： | Precision Weigh Scale Design Using AD7191 with Internal PGA (CN0118) |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 120 |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
AD7191
Rev. A | Page 6 of 20
TIMING CHARACTERISTICS
AVDD = 3 V to 5.25 V; DVDD = 2.7 V to 5.25 V; AGND = DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
PDOWN falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
10
ns min
Bus relinquish time after PDOWN inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to PDOWN inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 The SCLK active edge is the falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. The digital word can be read only once.
ISINK (1.6mA WITH DVDD = 5V,
100A WITH DVDD = 3V)
ISOURCE (200A WITH DVDD = 5V,
100A WITH DVDD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
08
16
3-
00
2
Figure 2. Load Circuit for Timing Characterization
TIMING DIAGRAM
t1
t3
t2
t7
t6
t5
t4
PDOWN (I)
NOTES
1. I = INPUT, O = OUTPUT
DOUT/RDY (O)
SCLK (I)
08
16
3-
00
3
Figure 3. Read Cycle Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7192BRUZ | IC ADC 24BIT 2CH W/PGA 24-TSSOP |
| AD7193BCPZ | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
| AD7195BCPZ-RL7 | IC AFE 24BIT 4.8K 32LFSP |
| AD7225BQ | IC DAC 8BIT QUAD W/AMP 24-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7191BRUZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 120SPS TSSOP-24 |
| AD7191BRUZ-REEL | 功能描述:IC ADC 24BIT 2CH LN SD 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7191KSTZ | 制造商:Analog Devices 功能描述: |
| AD7191S/0B | 制造商:Sony Nec Optiarc America 功能描述:DOUBLE DUAL INTERNAL DVDRW SATA BEZEL 20X/18X12XRAM - Bulk |
| AD7192 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。