- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5364 > AD711JRZ-REEL7 (Analog Devices Inc)IC OPAMP BIFET PREC 25MA 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD711JRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP BIFET PREC 25MA 8SOIC |
| 標準包裝： | 750 |
| 放大器類型： | J-FET |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 20 V/µs |
| -3db帶寬： | 4MHz |
| 電流 - 輸入偏壓： | 15pA |
| 電壓 - 輸入偏移： | 300µV |
| 電流 - 電源： | 2.5mA |
| 電流 - 輸出 / 通道： | 25mA |
| 電壓 - 電源，單路/雙路(±)： | 9 V ~ 36 V，±4.5 V ~ 18 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
REV. E
AD711
–8–
OP AMP SETTLING TIME—A MATHEMATICAL MODEL
The design of the AD711 gives careful attention to optimizing
individual circuit components; in addition, a careful tradeoff was
made: the gain bandwidth product (4 MHz) and slew rate
(20 V/
ms) were chosen to be high enough to provide very fast
settling time but not too high to cause a significant reduction in
phase margin (and therefore stability). Thus designed, the AD711
settles to
±0.01%, with a 10 V output step, in under 1 ms, while
retaining the ability to drive a 100 pF load capacitance when
operating as a unity gain follower.
If an op amp is modeled as an ideal integrator with a unity gain
crossover frequency of
wo/2p, Equation 1 will accurately describe
the small signal behavior of the circuit of Figure 3a, consisting of
an op amp connected as an I-to-V converter at the output of a
bipolar or CMOS DAC. This equation would completely describe
the output of the system if not for the op amp’s finite slew rate
and other nonlinear effects.
V
O
I
IN
=
– R
R(C
f
= C
X )
wo
s
2
+
G
N
wo +
RC
f
s
+1
(3)
where:
wo
2p
=op amp’s unity gain frequency
GN = “noise” gain of circuit 1 +
R
O
This equation may then be solved for Cf:
C
f
=
2
- G
N
R
wo +
2 RC
X
wo +(1- GN )
R
wo
(3)
In these equations, capacitor CX is the total capacitor appearing
the inverting terminal of the op amp. When modeling a DAC
buffer application, the Norton equivalent circuit of Figure 3a
can be used directly; capacitance CX is the total capacitance of
the output of the DAC plus the input capacitance of the op amp
(since the two are in parallel).
AD711
CX
RO
IO
CF
R
RL
CL
VOUT
Figure 3a. Simplified Model of the AD711 Used as a
Current-Out DAC Buffer
When RO and IO are replaced with their Thevenin VIN and RIN
equivalents, the general purpose inverting amplifier of Figure 26b
is created. Note that when using this general model, capacitance
CX is either the input capacitance of the op amp if a simple inverting
op amp is being simulated or it is the combined capacitance of
the DAC output and the op amp input if the DAC buffer is
being modeled.
AD711
CX
RIN
CF
R
RL
CL
VOUT
VIN
Figure 3b. Simplified Model of the AD711
Used as an Inverter
In either case, the capacitance CX causes the system to go from
a one-pole to a two-pole response; this additional pole increases
settling time by introducing peaking or ringing in the op amp
output. Since the value of CX can be estimated with reasonable
accuracy, Equation 2 can be used to choose a small capacitor,
CF, to cancel the input pole and optimize amplifier response.
Figure 4 is a graphical solution of Equation 2 for the AD711
with R = 4 k
W.
CF
0
10
C
X
10
20
30
40
50
60
20
30
40
50
60
GN = 4.0
GN = 1.0
GN = 1.5
GN = 2.0
GN = 3.0
Figure 4. Value of Capacitor CF vs. Value of CX
The photos of Figures 5a and 5b show the dynamic response of
the AD711 in the settling test circuit of Figure 6.
The input of the settling time fixture is driven by a flat-top pulse
generator. The error signal output from the false summing node
of A1 is clamped, amplified by A2 and then clamped again. The
error signal is thus clamped twice: once to prevent overloading
amplifier A2 and then a second time to avoid overloading the
oscilloscope preamp. The Tektronix oscilloscope preamp type
7A26 was carefully chosen because it does not overload with
these input levels. Amplifier A2 needs to be a very high speed
FET-input op amp; it provides a gain of 10, amplifying the error
signal output of A1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 207534-8 | CONN HEADER SKT 36POS VERT TIN |
| 207526-3 | CONN HEADER SKT 9POS VERT GOLD |
| MME25-0091R1 | CONN RACK/PANEL 9POS 5A |
| AD8223AR-R7 | IC AMP INST R-R LP 8SOIC |
| 207530-9 | CONN HEADER SKT 18POS VERT GOLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD711KN | 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Rochester Electronics LLC 功能描述:HIGH SPEED BIFET OP AMP - Bulk 制造商:Analog Devices 功能描述:IC OP-AMP BIFET HIGH SPEED |
| AD711KN/+ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD711KNZ | 功能描述:IC OPAMP BIFET PREC 25MA 8DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD711KNZ | 制造商:Analog Devices 功能描述:Operational Amplifier (Op-Amp) IC 制造商:Analog Devices 功能描述:IC, OP-AMP, 4MHZ, 20V/ us, DIP-8 |
| AD711KR | 功能描述:IC OPAMP BIFET PREC 25MA 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。