- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5690 > AD585JP (Analog Devices Inc)IC AMP SAMPLE HOLD 50MA 20PLCC PDF資料下載
參數(shù)資料
| 型號： | AD585JP |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP SAMPLE HOLD 50MA 20PLCC |
| 標準包裝： | 1 |
| 放大器類型： | 采樣和保持 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 10 V/µs |
| -3db帶寬： | 2MHz |
| 電流 - 輸入偏壓： | 2nA |
| 電壓 - 輸入偏移： | 5000µV |
| 電流 - 電源： | 10mA |
| 電流 - 輸出 / 通道： | 50mA |
| 電壓 - 電源，單路/雙路(±)： | ±5 V ~ 18 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC（9x9） |
| 包裝： | 管件 |
AD585
REV. A
–4–
SAMPLED DATA SYSTEMS
In sampled data systems there are a number of limiting factors
in digitizing high frequency signals accurately. Figure 9 shows
pictorially the sample-and-hold errors that are the limiting fac-
tors. In the following discussions of error sources the errors will
be divided into the following groups: 1. Sample-to-Hold Transi-
tion, 2. Hold Mode and 3. Hold-to-Sample Transition.
Figure 9. Pictorial Showing Various S/H Characteristics
SAMPLE-TO-HOLD TRANSITION
The aperture delay time is the time required for the sample-and-
hold amplifier to switch from sample to hold. Since this is effec-
tively a constant then it may be tuned out. If however, the
aperture delay time is not accounted for then errors of the mag-
nitude as shown in Figure 10 will result.
Figure 10. Aperture Delay Error vs. Frequency
To eliminate the aperture delay as an error source the sample-
to-hold command may be advanced with respect to the input
signal .
Once the aperture delay time has been eliminated as an error
source then the aperture jitter which is the variation in aperture
delay time from sample-to-sample remains. The aperture jitter is
a true error source and must be considered. The aperture jitter
is a result of noise within the switching network which modu-
lates the phase of the hold command and is manifested in the
variations in the value of the analog input that has been held.
The aperture error which results from this jitter is directly re-
lated to the dV/dT of the analog input.
The error due to aperture jitter is easily calculated as shown be-
low. The error calculation takes into account the desired accu-
racy corresponding to the resolution of the N-bit A/D converter.
f MAX =
2
–( N
+1)
π ( Aperture Jitter)
For an application with a 10-bit A/D converter with a 10 V full
scale to a 1/2 LSB error maximum.
f MAX =
2
–(10
+1)
π (0.5 × 10
–9
)
f MAX = 310.8 kHz.
For an application with a 12-bit A/D converter with a 10 V full
scale to a 1/2 LSB error maximum:
f MAX =
2
–(12
+1)
π (0.5 × 10
–9
)
f MAX = 77.7 kHz.
Figure 11 shows the entire range of errors induced by aperture
jitter with respect to the input signal frequency.
Figure 11. Aperture Jitter Error vs. Frequency
Sample-to-hold offset is caused by the transfer of charge to the
holding capacitor via the gate capacitance of the switch when
switching into hold. Since the gate capacitance couples the
switch control voltage applied to the gate on to the hold capaci-
tor, the resulting sample-to-hold offset is a function of the logic
level .
The logic inputs were designed for application flexibility and,
therefore, a wide range of logic thresholds. This was achieved by
using a differential input stage for HOLD and HOLD. Figure 1
shows the change in the sample-to-hold offset voltage based
upon an independently programmed reference voltage. Since
the input stage is a differential configuration, the offset voltage
is a function of the control voltage range around the pro-
grammed threshold voltage.
The sample-to-hold offset can be reduced by adding capacitance
to the internal 100 pF capacitor and by using HOLD instead of
HOLD. This may be easily accomplished by adding an external
capacitor between Pins 7 and 8. The sample-to-hold offset is
then governed by the relationship:
S/H Offset (V )
=
Charge pC
()
CH Total ( pF )
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3408-6602 | CONN HEADER 16POS STR LONG LATCH |
| 3408-6502 | CONN HEADER 16PS STR SHORT LATCH |
| 3314-5503 | CONN HEADER 14PS R/A SHORT LATCH |
| AD600JRZ | IC AMP VGA DUAL LN 50MA 16SOIC |
| 68488-436HLF | BERGSTIK II SR RIGHT ANGLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD585JP-REEL | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD585JP-REEL7 | 制造商:Analog Devices 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel |
| AD585JPZ | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
| AD585JPZ-REEL7 | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD585S | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed, Precision Sample-and-Hold Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。