AVDD = 4.5 V1" />
參數(shù)資料
型號: AD5754BREZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 28/32頁
文件大?。?/td> 0K
描述: IC DAC 16BIT DSP/SRL 24TSSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計資源: Software Configurable 16-Bit Quad-Channel Unipolar/Bipolar Voltage Output Using AD5754 (CN0086)
標(biāo)準(zhǔn)包裝: 1,000
設(shè)置時間: 10µs
位數(shù): 16
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 310mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm)裸露焊盤
供應(yīng)商設(shè)備封裝: 24-TSSOP 裸露焊盤
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 4 電壓,單極;4 電壓,雙極
采樣率(每秒): 100k
AD5724/AD5734/AD5754
Rev. D | Page 5 of 32
AC PERFORMANCE CHARACTERISTICS
AVDD = 4.5 V1 to 16.5 V; AVSS = 4.5 V1 to 16.5 V, or 0 V; GND = 0 V; REFIN= 2.5 V; DVCC = 2.7 V to 5.5 V; RLOAD = 2 kΩ;
CLOAD = 200 pF; all specifications TMIN to TMAX.
Table 2.
A, B Version
Parameter2
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
10
12
μs
20 V step to ±0.03% FSR
7.5
8.5
μs
10 V step to ±0.03% FSR
5
μs
512 LSB step settling (16-bit resolution)
Slew Rate
3.5
V/μs
Digital-to-Analog Glitch Energy
13
nV-sec
Glitch Impulse Peak Amplitude
35
mV
Digital Crosstalk
10
nV-sec
DAC-to-DAC Crosstalk
10
nV-sec
Digital Feedthrough
0.6
nV-sec
Output Noise
0.1 Hz to 10 Hz Bandwidth)
15
μV p-p
0x8000 DAC code
100 kHz Bandwidth
80
μV rms
Output Noise Spectral Density
320
nV/√Hz
Measured at 10 kHz, 0x8000 DAC code
1 For specified performance, maximum headroom requirement is 0.9 V.
2 Guaranteed by design and characterization. Not production tested.
TIMING CHARACTERISTICS
AVDD = 4.5 V to 16.5 V; AVSS = 4.5 V to 16.5 V, or 0 V; GND = 0 V; REFIN = 2.5 V; DVCC = 2.7 V to 5.5 V; RLOAD = 2 kΩ; CLOAD = 200 pF;
all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at tMIN, tMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
SCLK falling edge to SYNC rising edge
t6
100
ns min
Minimum SYNC high time (write mode)
t7
7
ns min
Data setup time
t8
2
ns min
Data hold time
t9
20
ns min
LDAC falling edge to SYNC falling edge
t10
130
ns min
SYNC rising edge to LDAC falling edge
t11
20
ns min
LDAC pulse width low
t12
10
μs typ
DAC output settling time
t13
20
ns min
CLR pulse width low
t14
2.5
μs max
CLR pulse activation time
ns min
SYNC rising edge to SCLK rising edge
40
ns max
SCLK rising edge to SDO valid (CL SDO5 = 15 pF)
t17
200
ns min
Minimum SYNC high time (readback/daisy-chain mode)
1 Guaranteed by characterization; not production tested.
2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3 See Figure 2, Figure 3, and Figure 4.
4 Daisy-chain and readback mode.
5 CL SDO = capacitive load on SDO output.
相關(guān)PDF資料
PDF描述
AD5755-1ACPZ IC DAC 16BIT SERIAL 64LFCSP
AD5755BCPZ-REEL7 IC DAC 16BIT QUAD 64-LFCSP
AD5760BCPZ IC DAC VOLT OUT 16BIT 24LFCSP
AD5762RCSUZ-REEL7 IC DAC 16BIT QUAD VOUT 32-TQFP
AD5763CSUZ-REEL7 DAC 16BIT DUAL 5V 2LSB 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5754R 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
AD5754RBREZ 功能描述:IC DAC 16BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5754RBREZ-REEL7 功能描述:IC DAC 16BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5755 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA
AD5755_11 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control